diff options
| author | abel <abel.tim.t@gmail.com> | 2024-10-08 17:41:29 +0200 |
|---|---|---|
| committer | abel <abel.tim.t@gmail.com> | 2024-10-08 17:41:29 +0200 |
| commit | 5340707b87937d62c6d72197cf494d67851d05e3 (patch) | |
| tree | 6015df961f22f1850dcefb781ce1475fedab2216 /PCB/total_pcb/freerouting.dsn | |
| parent | e0ee73e9de937e15fa1a60b7fe6fa081435119aa (diff) | |
| download | robotica-5340707b87937d62c6d72197cf494d67851d05e3.tar.gz robotica-5340707b87937d62c6d72197cf494d67851d05e3.zip | |
UPDATE FOLDER STUCTURE
MOET APARTE_PCB NOG VERWIJDERTEN WINDOWS HEEFT BEST VERGRENDELD
Diffstat (limited to 'PCB/total_pcb/freerouting.dsn')
| -rw-r--r-- | PCB/total_pcb/freerouting.dsn | 2032 |
1 files changed, 2032 insertions, 0 deletions
diff --git a/PCB/total_pcb/freerouting.dsn b/PCB/total_pcb/freerouting.dsn new file mode 100644 index 0000000..2ac45b2 --- /dev/null +++ b/PCB/total_pcb/freerouting.dsn @@ -0,0 +1,2032 @@ +(pcb /home/abel/Documents/robotica/total_pcb/freerouting.dsn + (parser + (string_quote ") + (space_in_quoted_tokens on) + (host_cad "KiCad's Pcbnew") + (host_version "8.0.4+dfsg-1") + ) + (resolution um 10) + (unit um) + (structure + (layer F.Cu + (type signal) + (property + (index 0) + ) + ) + (layer B.Cu + (type signal) + (property + (index 1) + ) + ) + (boundary + (path pcb 0 163300 -145304 35840 -145304 35840 -16200.5 163300 -16200.5 + 163300 -145304) + ) + (via "Via[0-1]_600:300_um") + (rule + (width 200) + (clearance 200) + (clearance 200 (type default_smd)) + (clearance 50 (type smd_smd)) + ) + ) + (placement + (component "Connector_AMASS:AMASS_XT30U-M_1x02_P5.0mm_Vertical" + (place xt2 75645.000000 -86335.997000 front 0.000000 (PN Battery)) + ) + (component "Connector_AMASS:AMASS_XT60-F_1x02_P7.20mm_Vertical" + (place xt1 120255.000000 -89085.997000 front 0.000000 (PN Battery)) + ) + (component Library:openmv_m7_r2 + (place U2 53680.000000 -105495.997000 front 0.000000 (PN openMV_M7_R2)) + ) + (component "teensy.pretty-master:Teensy41" + (place teensy1 120905.000000 -106875.997000 front 0.000000 (PN Teensy4.1)) + ) + (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal + (place R19 76845.000000 -76635.997000 front 0.000000 (PN R_US)) + (place R18 76845.000000 -72585.997000 front 0.000000 (PN R_US)) + (place R17 76845.000000 -68535.997000 front 0.000000 (PN R_US)) + (place R16 76845.000000 -64485.997000 front 0.000000 (PN R_US)) + (place R15 76845.000000 -60435.997000 front 0.000000 (PN R_US)) + (place R14 76845.000000 -56385.997000 front 0.000000 (PN R_US)) + (place R13 76845.000000 -52335.997000 front 0.000000 (PN R_US)) + (place R12 76845.000000 -48285.997000 front 0.000000 (PN R_US)) + (place R11 76845.000000 -44235.997000 front 0.000000 (PN R_US)) + (place R10 76845.000000 -40185.997000 front 0.000000 (PN R_US)) + (place R9 76845.000000 -36135.997000 front 0.000000 (PN R_US)) + (place R8 76845.000000 -32085.997000 front 0.000000 (PN R_US)) + (place R7 76845.000000 -28035.997000 front 0.000000 (PN R_US)) + (place R6 76845.000000 -23985.997000 front 0.000000 (PN R_US)) + (place R5 76845.000000 -19935.997000 front 0.000000 (PN R_US)) + (place R4 63535.000000 -80685.997000 front 0.000000 (PN R_US)) + (place R3 63535.000000 -76635.997000 front 0.000000 (PN R_US)) + (place R2 63535.000000 -72585.997000 front 0.000000 (PN R_US)) + (place R1 63535.000000 -68535.997000 front 0.000000 (PN R_US)) + (place 220_36 63535.000000 -64485.997000 front 0.000000 (PN R_US)) + (place 220_35 63535.000000 -60435.997000 front 0.000000 (PN R_US)) + (place 220_34 63535.000000 -56385.997000 front 0.000000 (PN R_US)) + (place 220_33 63535.000000 -52335.997000 front 0.000000 (PN R_US)) + (place 220_32 63535.000000 -48285.997000 front 0.000000 (PN R_US)) + (place 220_31 63535.000000 -44235.997000 front 0.000000 (PN R_US)) + (place 220_30 63535.000000 -40185.997000 front 0.000000 (PN R_US)) + (place 220_29 63535.000000 -36135.997000 front 0.000000 (PN R_US)) + (place 220_28 63535.000000 -32085.997000 front 0.000000 (PN R_US)) + (place 220_27 63535.000000 -28035.997000 front 0.000000 (PN R_US)) + (place 220_26 63535.000000 -23985.997000 front 0.000000 (PN R_US)) + (place 220_25 63535.000000 -19935.997000 front 0.000000 (PN R_US)) + (place 220_24 50225.000000 -80685.997000 front 0.000000 (PN R_US)) + (place 220_23 50225.000000 -76635.997000 front 0.000000 (PN R_US)) + (place 220_22 50225.000000 -72585.997000 front 0.000000 (PN R_US)) + (place 220_21 50225.000000 -68535.997000 front 0.000000 (PN R_US)) + (place 220_20 50225.000000 -64485.997000 front 0.000000 (PN R_US)) + (place 220_19 50225.000000 -60435.997000 front 0.000000 (PN R_US)) + (place 220_18 50225.000000 -56385.997000 front 0.000000 (PN R_US)) + (place 220_17 50225.000000 -52335.997000 front 0.000000 (PN R_US)) + (place 220_16 50225.000000 -48285.997000 front 0.000000 (PN R_US)) + (place 220_15 50225.000000 -44235.997000 front 0.000000 (PN R_US)) + (place 220_14 50225.000000 -40185.997000 front 0.000000 (PN R_US)) + (place 220_13 50225.000000 -36135.997000 front 0.000000 (PN R_US)) + (place 220_12 50225.000000 -32085.997000 front 0.000000 (PN R_US)) + (place 220_11 50225.000000 -28035.997000 front 0.000000 (PN R_US)) + (place 220_10 50225.000000 -23985.997000 front 0.000000 (PN R_US)) + (place 220_9 50225.000000 -19935.997000 front 0.000000 (PN R_US)) + (place 220_8 36915.000000 -80685.997000 front 0.000000 (PN R_US)) + (place 220_7 36915.000000 -76635.997000 front 0.000000 (PN R_US)) + (place 220_6 36915.000000 -72585.997000 front 0.000000 (PN R_US)) + (place 220_5 36915.000000 -68535.997000 front 0.000000 (PN R_US)) + (place 220_4 36915.000000 -64485.997000 front 0.000000 (PN R_US)) + (place 220_3 36915.000000 -60435.997000 front 0.000000 (PN R_US)) + (place 220_2 36915.000000 -56385.997000 front 0.000000 (PN R_US)) + (place 220_1 36915.000000 -52335.997000 front 0.000000 (PN R_US)) + (place 10K_8 36915.000000 -48285.997000 front 0.000000 (PN R_US)) + (place 10K_7 36915.000000 -44235.997000 front 0.000000 (PN R_US)) + (place 10K_6 36915.000000 -40185.997000 front 0.000000 (PN R_US)) + (place 10K_5 36915.000000 -36135.997000 front 0.000000 (PN R_US)) + (place 10K_4 36915.000000 -32085.997000 front 0.000000 (PN R_US)) + (place 10K_3 36915.000000 -28035.997000 front 0.000000 (PN R_US)) + (place 10K_2 36915.000000 -23985.997000 front 0.000000 (PN R_US)) + (place 10K_1 36915.000000 -19935.997000 front 0.000000 (PN R_US)) + ) + (component OptoDevice:R_LDR_D6.4mm_P3.4mm_Vertical + (place PR8 61815.000000 -140355.997000 front 0.000000 (PN A1050)) + (place PR7 61815.000000 -132305.997000 front 0.000000 (PN A1050)) + (place PR6 53765.000000 -140355.997000 front 0.000000 (PN A1050)) + (place PR5 53765.000000 -132305.997000 front 0.000000 (PN A1050)) + (place PR4 45715.000000 -140355.997000 front 0.000000 (PN A1050)) + (place PR3 45715.000000 -132305.997000 front 0.000000 (PN A1050)) + (place PR2 37665.000000 -140355.997000 front 0.000000 (PN A1050)) + (place PR1 37665.000000 -132305.997000 front 0.000000 (PN A1050)) + ) + (component Connector_PinHeader_1.27mm:PinHeader_1x06_P1.27mm_Vertical + (place M3 143005.000000 -85635.997000 front 0.000000 (PN ~)) + (place M2 138855.000000 -85635.997000 front 0.000000 (PN ~)) + (place M1 134705.000000 -85635.997000 front 0.000000 (PN ~)) + ) + (component "LED_THT:LED_D5.0mm-4_RGB_Wide_Pins" + (place LED12 145755.000000 -80185.997000 front 0.000000 (PN LED_KRGB)) + (place LED11 145755.000000 -72635.997000 front 0.000000 (PN LED_KRGB)) + (place LED10 145755.000000 -65085.997000 front 0.000000 (PN LED_KRGB)) + (place LED9 136065.000000 -80185.997000 front 0.000000 (PN LED_KRGB)) + (place LED8 136065.000000 -72635.997000 front 0.000000 (PN LED_KRGB)) + (place LED7 136065.000000 -65085.997000 front 0.000000 (PN LED_KRGB)) + (place LED6 126375.000000 -80185.997000 front 0.000000 (PN LED_KRGB)) + (place LED5 126375.000000 -72635.997000 front 0.000000 (PN LED_KRGB)) + (place LED4 126375.000000 -65085.997000 front 0.000000 (PN LED_KRGB)) + (place LED3 116685.000000 -80185.997000 front 0.000000 (PN LED_KRGB)) + (place LED2 116685.000000 -72635.997000 front 0.000000 (PN LED_KRGB)) + (place LED1 116685.000000 -65085.997000 front 0.000000 (PN LED_KRGB)) + ) + (component "Seeed Studio XIAO Series Library:XIAO-SAMD21-RP2040-14P-2.54-21X17.8MM (Seeeduino XIAO)" + (place IR_controller2 122588.000000 -128828.527000 front 0.000000 (PN "Seeed Studio XIAO SAMD21")) + (place IR_controller1 100334.000000 -128828.527000 front 0.000000 (PN "Seeed Studio XIAO SAMD21")) + ) + (component irsens:TSSP4038 + (place IC16 159960.000000 -137950.000000 front 0.000000 (PN TSSP4038)) + (place IC15 159960.000000 -130996.999000 front 0.000000 (PN TSSP4038)) + (place IC14 159960.000000 -124043.998000 front 0.000000 (PN TSSP4038)) + (place IC13 159960.000000 -117090.997000 front 0.000000 (PN TSSP4038)) + (place IC12 152280.000000 -137950.000000 front 0.000000 (PN TSSP4038)) + (place IC11 152280.000000 -130996.999000 front 0.000000 (PN TSSP4038)) + (place IC10 152280.000000 -124043.998000 front 0.000000 (PN TSSP4038)) + (place IC9 152280.000000 -117090.997000 front 0.000000 (PN TSSP4038)) + (place IC8 144600.000000 -137950.000000 front 0.000000 (PN TSSP4038)) + (place IC7 144600.000000 -130996.999000 front 0.000000 (PN TSSP4038)) + (place IC6 144600.000000 -124043.998000 front 0.000000 (PN TSSP4038)) + (place IC5 144600.000000 -117090.997000 front 0.000000 (PN TSSP4038)) + (place IC4 136920.000000 -137950.000000 front 0.000000 (PN TSSP4038)) + (place IC3 136920.000000 -130996.999000 front 0.000000 (PN TSSP4038)) + (place IC2 136920.000000 -124043.998000 front 0.000000 (PN TSSP4038)) + (place IC1 136920.000000 -117090.997000 front 0.000000 (PN TSSP4038)) + ) + (component Fuse:Fuseholder_TR5_Littelfuse_No560_No460 + (place F1 148065.000000 -89475.997000 front 0.000000 (PN Fuse)) + ) + (component Library:TB9051FTG + (place DR3 101830.000000 -84160.997000 front 0.000000 (PN ~)) + (place DR2 101830.000000 -57660.997000 front 0.000000 (PN ~)) + (place DR1 101830.000000 -31160.997000 front 0.000000 (PN ~)) + ) + (component "Diode_SMD:D_MELF-RM10_Universal_Handsoldering" + (place D29 149840.000000 -54800.997000 front 0.000000 (PN D)) + (place D28 149840.000000 -50460.997000 front 0.000000 (PN D)) + (place D27 149840.000000 -46120.997000 front 0.000000 (PN D)) + (place D26 149840.000000 -41780.997000 front 0.000000 (PN D)) + (place D25 149840.000000 -37440.997000 front 0.000000 (PN D)) + (place D24 149840.000000 -33100.997000 front 0.000000 (PN D)) + (place D23 149840.000000 -28760.997000 front 0.000000 (PN D)) + (place D22 149840.000000 -24420.997000 front 0.000000 (PN D)) + (place D21 149840.000000 -20080.997000 front 0.000000 (PN D)) + (place D20 135945.000000 -59140.997000 front 0.000000 (PN D)) + (place D19 135945.000000 -54800.997000 front 0.000000 (PN D)) + (place D18 135945.000000 -50460.997000 front 0.000000 (PN D)) + (place D17 135945.000000 -46120.997000 front 0.000000 (PN D)) + (place D16 135945.000000 -41780.997000 front 0.000000 (PN D)) + (place D15 135945.000000 -37440.997000 front 0.000000 (PN D)) + (place D14 135945.000000 -33100.997000 front 0.000000 (PN D)) + (place D13 135945.000000 -28760.997000 front 0.000000 (PN D)) + (place D12 135945.000000 -24420.997000 front 0.000000 (PN D)) + (place D11 135945.000000 -20080.997000 front 0.000000 (PN D)) + (place D10 122050.000000 -59140.997000 front 0.000000 (PN D)) + (place D9 122050.000000 -54800.997000 front 0.000000 (PN D)) + (place D8 122050.000000 -50460.997000 front 0.000000 (PN D)) + (place D7 122050.000000 -46120.997000 front 0.000000 (PN D)) + (place D6 122050.000000 -41780.997000 front 0.000000 (PN D)) + (place D5 122050.000000 -37440.997000 front 0.000000 (PN D)) + (place D4 122050.000000 -33100.997000 front 0.000000 (PN D)) + (place D3 122050.000000 -28760.997000 front 0.000000 (PN D)) + (place D2 122050.000000 -24420.997000 front 0.000000 (PN D)) + (place D1 122050.000000 -20080.997000 front 0.000000 (PN D)) + ) + (component "Library:pololu-U1V10F5" + (place 5V_conv1 82525.000000 -134545.997000 front 0.000000 (PN ~)) + (place 3V3_conv1 72535.000000 -134545.997000 front 0.000000 (PN ~)) + ) + ) + (library + (image "Connector_AMASS:AMASS_XT30U-M_1x02_P5.0mm_Vertical" + (outline (path signal 120 -2710 1410 -2710 -1410)) + (outline (path signal 120 -2710 1410 -1010 2710)) + (outline (path signal 120 -2710 -1410 -1010 -2710)) + (outline (path signal 120 -1010 2710 7710 2710)) + (outline (path signal 120 -1010 -2710 7710 -2710)) + (outline (path signal 120 7710 2710 7710 -2710)) + (outline (path signal 50 -3100 1800 -3100 -1800)) + (outline (path signal 50 -3100 1800 -1400 3100)) + (outline (path signal 50 -3100 -1800 -1400 -3100)) + (outline (path signal 50 -1400 3100 8100 3100)) + (outline (path signal 50 -1400 -3100 8100 -3100)) + (outline (path signal 50 8100 3100 8100 -3100)) + (outline (path signal 100 -2600 1300 -2600 -1300)) + (outline (path signal 100 -2600 1300 -900 2600)) + (outline (path signal 100 -2600 -1300 -900 -2600)) + (outline (path signal 100 -900 2600 7600 2600)) + (outline (path signal 100 -900 -2600 7600 -2600)) + (outline (path signal 100 7600 2600 7600 -2600)) + (pin Rect[A]Pad_3800x3800_um 1 0 0) + (pin Round[A]Pad_3800_um 2 5000 0) + ) + (image "Connector_AMASS:AMASS_XT60-F_1x02_P7.20mm_Vertical" + (outline (path signal 120 -4250 1600 -4250 -1550)) + (outline (path signal 120 -4250 -1550 -1400 -4150)) + (outline (path signal 120 -1400 4150 -4250 1600)) + (outline (path signal 120 -1400 -4150 11450 -4150)) + (outline (path signal 120 11450 4150 -1400 4150)) + (outline (path signal 120 11450 -4150 11450 4150)) + (outline (path signal 50 -4650 1850 -1600 4600)) + (outline (path signal 50 -4650 -1850 -4650 1850)) + (outline (path signal 50 -1600 4600 11850 4600)) + (outline (path signal 50 -1600 -4600 -4650 -1850)) + (outline (path signal 50 11850 4600 11850 -4600)) + (outline (path signal 50 11850 -4600 -1600 -4600)) + (outline (path signal 120 -4150 1550 -4150 -1550)) + (outline (path signal 120 -4150 -1550 -1400 -4050)) + (outline (path signal 120 -1400 4050 -4150 1550)) + (outline (path signal 120 -1400 -4050 11350 -4050)) + (outline (path signal 120 11350 4050 -1400 4050)) + (outline (path signal 120 11350 -4050 11350 4050)) + (pin RoundRect[A]Pad_6000x6000_1505.71_um_0.000000_0 1 0 0) + (pin Round[A]Pad_6000_um 2 7200 0) + ) + (image Library:openmv_m7_r2 + (outline (path signal 120 -17780 22225 -17780 13970)) + (outline (path signal 120 -17780 22225 -17780 -22225)) + (outline (path signal 120 -17780 13970 17780 13970)) + (outline (path signal 120 -17780 -22225 0 -22225)) + (outline (path signal 100 0 21745.1 0 6194.94)) + (outline (path signal 120 0 -22225 17780 -22225)) + (outline (path signal 120 17780 22225 -17780 22225)) + (outline (path signal 120 17780 -22225 17780 22225)) + (outline (path signal 120 7775.06 13970 7755.69 13421.6 7697.68 12875.8 7601.33 12335.6 + 7467.1 11803.5 7295.68 11282.1 7087.9 10774.2 6844.82 10282.2 + 6567.64 9808.55 6257.73 9355.64 5916.65 8925.72 5546.1 8520.93 + 5147.91 8143.29 4724.08 7794.68 4276.71 7476.83 3808.03 7191.33 + 3320.39 6939.6 2816.2 6722.9 2297.98 6542.3 1768.32 6398.7 + 1229.84 6292.83 685.235 6225.2 137.218 6196.15 -411.483 6205.84 + -958.134 6254.21 -1500.01 6341.01 -2034.41 6465.82 -2558.68 6628.02 + -3070.21 6826.8 -3566.43 7061.16 -4044.89 7329.94 -4503.2 7631.81 + -4939.07 7965.24 -5350.34 8328.6 -5734.95 8720.06 -6090.99 9137.67 + -6416.68 9579.36 -6710.41 10042.9 -6970.7 10526.1 -7196.27 11026.3 + -7385.99 11541.3 -7538.91 12068.3 -7654.27 12604.9 -7731.5 13148.2 + -7770.21 13695.6 -7770.21 14244.4 -7731.5 14791.8 -7654.27 15335.1 + -7538.91 15871.7 -7385.99 16398.7 -7196.27 16913.7 -6970.7 17413.9 + -6710.41 17897.1 -6416.68 18360.6 -6090.99 18802.3 -5734.95 19219.9 + -5350.34 19611.4 -4939.07 19974.8 -4503.2 20308.2 -4044.89 20610.1 + -3566.43 20878.8 -3070.21 21113.2 -2558.68 21312 -2034.41 21474.2 + -1500.01 21599 -958.134 21685.8 -411.483 21734.2 137.218 21743.8 + 685.235 21714.8 1229.84 21647.2 1768.32 21541.3 2297.98 21397.7 + 2816.2 21217.1 3320.39 21000.4 3808.03 20748.7 4276.71 20463.2 + 4724.08 20145.3 5147.91 19796.7 5546.1 19419.1 5916.65 19014.3 + 6257.73 18584.4 6567.64 18131.4 6844.82 17657.8 7087.9 17165.8 + 7295.68 16657.9 7467.1 16136.5 7601.33 15604.4 7697.68 15064.2 + 7755.69 14518.4 7775.06 13970)) + (pin Round[A]Pad_1524_um 2 -16129 -2921) + (pin Round[A]Pad_1524_um 3 -16129 -5461) + (pin Round[A]Pad_1524_um 4 -16129 -8001) + (pin Round[A]Pad_1524_um 5 -16129 -10541) + (pin Round[A]Pad_1524_um 6 -16129 -13081) + (pin Round[A]Pad_1524_um 7 -16129 -15621) + (pin Round[A]Pad_1524_um 8 -16129 -18161) + (pin Round[A]Pad_1524_um 9 -16129 -20701) + (pin Round[A]Pad_1524_um 10 16129 -2921) + (pin Round[A]Pad_1524_um 11 16129 -5461) + (pin Round[A]Pad_1524_um 12 16129 -8001) + (pin Round[A]Pad_1524_um 13 16129 -10541) + (pin Round[A]Pad_1524_um 14 16129 -13081) + (pin Round[A]Pad_1524_um 15 16129 -15621) + (pin Round[A]Pad_1524_um 16 16129 -18161) + (pin Round[A]Pad_1524_um 17 16129 -20701) + (pin Round[A]Pad_2794_um screw -14732 19177) + (pin Round[A]Pad_2794_um screw@1 14732 19177) + ) + (image "teensy.pretty-master:Teensy41" + (outline (path signal 150 12963 0 12944.6 -180.771 12890.2 -354.142 12802.1 -513.014 + 12683.7 -650.883 12540 -762.105 12376.9 -842.126 12201 -887.67 + 12019.5 -896.873 11839.9 -869.358 11669.5 -806.252 11515.3 -710.137 + 11383.6 -584.949 11279.8 -435.814 11208.2 -268.836 11171.6 -90.852 + 11171.6 90.852 11208.2 268.836 11279.8 435.814 11383.6 584.949 + 11515.3 710.137 11669.5 806.252 11839.9 869.358 12019.5 896.873 + 12201 887.67 12376.9 842.126 12540 762.105 12683.7 650.883 + 12802.1 513.014 12890.2 354.142 12944.6 180.771 12963 0)) + (outline (path signal 150 -7620 6350 -7620 -6350)) + (outline (path signal 150 5080 6350 -7620 6350)) + (outline (path signal 150 5080 -6350 5080 6350)) + (outline (path signal 150 -7620 -6350 5080 -6350)) + (outline (path signal 150 -17250 6351.6 -17250 6101.6)) + (outline (path signal 150 -13250 6351.6 -17250 6351.6)) + (outline (path signal 150 -13250 101.6 -13250 6351.6)) + (outline (path signal 150 -17250 101.6 -13250 101.6)) + (outline (path signal 150 -17250 6101.6 -17250 101.6)) + (outline (path signal 150 -21640.8 -3299.2 -21640.8 -5839.2)) + (outline (path signal 150 -24180.8 -3299.2 -21640.8 -3299.2)) + (outline (path signal 150 -24180.8 -5839.2 -24180.8 -3299.2)) + (outline (path signal 150 -11480.8 -5839.2 -24180.8 -5839.2)) + (outline (path signal 150 -11480.8 -3299.2 -11480.8 -5839.2)) + (outline (path signal 150 -24180.8 -3299.2 -11480.8 -3299.2)) + (outline (path signal 150 10160 1270 13970 1270)) + (outline (path signal 150 10160 -1270 10160 1270)) + (outline (path signal 150 13970 -1270 10160 -1270)) + (outline (path signal 150 13970 1270 13970 -1270)) + (outline (path signal 150 29210 -5080 30480 -5080)) + (outline (path signal 150 29210 5080 29210 -5080)) + (outline (path signal 150 30480 5080 29210 5080)) + (outline (path signal 150 17780 -6350 30480 -6350)) + (outline (path signal 150 17780 6350 17780 -6350)) + (outline (path signal 150 30480 6350 17780 6350)) + (outline (path signal 150 -30480 -3810 -31750 -3810)) + (outline (path signal 150 -31750 -3810 -31750 3810)) + (outline (path signal 150 -31750 3810 -30480 3810)) + (outline (path signal 150 -25400 -3810 -25400 3810)) + (outline (path signal 150 -25400 3810 -30480 3810)) + (outline (path signal 150 -25400 -3810 -30480 -3810)) + (outline (path signal 150 -30480 8890 30480 8890)) + (outline (path signal 150 30480 8890 30480 -8890)) + (outline (path signal 150 30480 -8890 -30480 -8890)) + (outline (path signal 150 -30480 -8890 -30480 8890)) + (pin Round[A]Pad_1600_um 49 -26670 5080) + (pin Round[A]Pad_1600_um 59 -12750.8 -4569.2) + (pin Round[A]Pad_1600_um 58 -15290.8 -4569.2) + (pin Round[A]Pad_1600_um 57 -17830.8 -4569.2) + (pin Round[A]Pad_1600_um 56 -20370.8 -4569.2) + (pin Rect[A]Pad_1600x1600_um 55 -22910.8 -4569.2) + (pin Round[A]Pad_1600_um 48 -29210 7620) + (pin Round[A]Pad_1600_um 47 -26670 7620) + (pin Round[A]Pad_1600_um 46 -24130 7620) + (pin Round[A]Pad_1600_um 45 -21590 7620) + (pin Round[A]Pad_1600_um 44 -19050 7620) + (pin Round[A]Pad_1600_um 43 -16510 7620) + (pin Round[A]Pad_1600_um 42 -13970 7620) + (pin Round[A]Pad_1600_um 41 -11430 7620) + (pin Round[A]Pad_1600_um 40 -8890 7620) + (pin Round[A]Pad_1600_um 39 -6350 7620) + (pin Round[A]Pad_1600_um 38 -3810 7620) + (pin Round[A]Pad_1600_um 37 -1270 7620) + (pin Round[A]Pad_1600_um 36 1270 7620) + (pin Round[A]Pad_1600_um 35 3810 7620) + (pin Rect[A]Pad_1600x1600_um 1 -29210 -7620) + (pin Round[A]Pad_1600_um 2 -26670 -7620) + (pin Round[A]Pad_1600_um 3 -24130 -7620) + (pin Round[A]Pad_1600_um 4 -21590 -7620) + (pin Round[A]Pad_1600_um 5 -19050 -7620) + (pin Round[A]Pad_1600_um 6 -16510 -7620) + (pin Round[A]Pad_1600_um 7 -13970 -7620) + (pin Round[A]Pad_1600_um 8 -11430 -7620) + (pin Round[A]Pad_1600_um 9 -8890 -7620) + (pin Round[A]Pad_1600_um 10 -6350 -7620) + (pin Round[A]Pad_1600_um 11 -3810 -7620) + (pin Round[A]Pad_1600_um 12 -1270 -7620) + (pin Round[A]Pad_1600_um 13 1270 -7620) + (pin Round[A]Pad_1600_um 34 6350 7620) + (pin Round[A]Pad_1600_um 33 8890 7620) + (pin Round[A]Pad_1600_um 32 11430 7620) + (pin Round[A]Pad_1600_um 31 13970 7620) + (pin Round[A]Pad_1600_um 30 16510 7620) + (pin Round[A]Pad_1600_um 29 19050 7620) + (pin Round[A]Pad_1600_um 28 21590 7620) + (pin Round[A]Pad_1600_um 27 24130 7620) + (pin Round[A]Pad_1600_um 26 26670 7620) + (pin Round[A]Pad_1600_um 25 29210 7620) + (pin Round[A]Pad_1600_um 24 29210 -7620) + (pin Round[A]Pad_1600_um 23 26670 -7620) + (pin Round[A]Pad_1600_um 22 24130 -7620) + (pin Round[A]Pad_1600_um 21 21590 -7620) + (pin Round[A]Pad_1600_um 14 3810 -7620) + (pin Round[A]Pad_1600_um 15 6350 -7620) + (pin Round[A]Pad_1600_um 16 8890 -7620) + (pin Round[A]Pad_1600_um 20 19050 -7620) + (pin Round[A]Pad_1600_um 19 16510 -7620) + (pin Round[A]Pad_1600_um 18 13970 -7620) + (pin Round[A]Pad_1600_um 17 11430 -7620) + (pin Rect[A]Pad_1300x1300_um 60 -16240 5181.6) + (pin Round[A]Pad_1300_um 65 -14240 5181.6) + (pin Round[A]Pad_1300_um 61 -16240 3181.6) + (pin Round[A]Pad_1300_um 64 -14240 3181.6) + (pin Round[A]Pad_1300_um 63 -14240 1181.6) + (pin Round[A]Pad_1300_um 62 -16240 1181.6) + (pin Round[A]Pad_1600_um 50 16510 -5080) + (pin Round[A]Pad_1600_um 51 16510 -2540) + (pin Round[A]Pad_1600_um 52 16510 0) + (pin Round[A]Pad_1600_um 53 16510 2540) + (pin Round[A]Pad_1600_um 54 16510 5080) + (pin Round[A]Pad_1300_um 67 -28480 -1270) + (pin Round[A]Pad_1300_um 66 -28480 1270) + ) + (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal + (outline (path signal 120 1040 0 1810 0)) + (outline (path signal 120 1810 1370 1810 -1370)) + (outline (path signal 120 1810 -1370 8350 -1370)) + (outline (path signal 120 8350 1370 1810 1370)) + (outline (path signal 120 8350 -1370 8350 1370)) + (outline (path signal 120 9120 0 8350 0)) + (outline (path signal 50 -1050 1500 -1050 -1500)) + (outline (path signal 50 -1050 -1500 11210 -1500)) + (outline (path signal 50 11210 1500 -1050 1500)) + (outline (path signal 50 11210 -1500 11210 1500)) + (outline (path signal 100 0 0 1930 0)) + (outline (path signal 100 1930 1250 1930 -1250)) + (outline (path signal 100 1930 -1250 8230 -1250)) + (outline (path signal 100 8230 1250 1930 1250)) + (outline (path signal 100 8230 -1250 8230 1250)) + (outline (path signal 100 10160 0 8230 0)) + (pin Round[A]Pad_1600_um 1 0 0) + (pin Oval[A]Pad_1600x1600_um 2 10160 0) + ) + (image OptoDevice:R_LDR_D6.4mm_P3.4mm_Vertical + (outline (path signal 120 5001.52 0 4982.16 -356.957 4924.33 -709.728 4828.69 -1054.18 + 4696.37 -1386.27 4528.93 -1702.11 4328.31 -1997.99 4096.89 -2270.45 + 3837.36 -2516.29 3552.77 -2732.63 3246.46 -2916.93 2922.02 -3067.03 + 2583.25 -3181.18 2234.13 -3258.02 1878.74 -3296.67 1521.26 -3296.67 + 1165.87 -3258.02 816.751 -3181.18 477.983 -3067.03 153.543 -2916.93 + -152.768 -2732.63 -437.356 -2516.29 -696.885 -2270.45 -928.313 -1997.99 + -1128.93 -1702.11 -1296.37 -1386.27 -1428.69 -1054.18 -1524.33 -709.728 + -1582.16 -356.957 -1601.52 0 -1582.16 356.957 -1524.33 709.728 + -1428.69 1054.18 -1296.37 1386.27 -1128.93 1702.11 -928.313 1997.99 + -696.885 2270.45 -437.356 2516.29 -152.768 2732.63 153.543 2916.93 + 477.983 3067.03 816.751 3181.18 1165.87 3258.02 1521.26 3296.67 + 1878.74 3296.67 2234.13 3258.02 2583.25 3181.18 2922.02 3067.03 + 3246.46 2916.93 3552.77 2732.63 3837.36 2516.29 4096.89 2270.45 + 4328.31 1997.99 4528.93 1702.11 4696.37 1386.27 4828.69 1054.18 + 4924.33 709.728 4982.16 356.957 5001.52 0)) + (outline (path signal 50 5200 0 5180.83 -365.85 5123.52 -727.691 5028.7 -1081.56 + 4897.41 -1423.58 4731.09 -1750 4531.56 -2057.25 4301.01 -2341.96 + 4041.96 -2601.01 3757.25 -2831.56 3450 -3031.09 3123.58 -3197.41 + 2781.56 -3328.7 2427.69 -3423.52 2065.85 -3480.83 1700 -3500 + 1334.15 -3480.83 972.309 -3423.52 618.441 -3328.7 276.422 -3197.41 + -50 -3031.09 -357.248 -2831.56 -641.957 -2601.01 -901.007 -2341.96 + -1131.56 -2057.25 -1331.09 -1750 -1497.41 -1423.58 -1628.7 -1081.56 + -1723.52 -727.691 -1780.83 -365.85 -1800 0 -1780.83 365.85 + -1723.52 727.691 -1628.7 1081.56 -1497.41 1423.58 -1331.09 1750 + -1131.56 2057.25 -901.007 2341.96 -641.957 2601.01 -357.248 2831.56 + -50 3031.09 276.422 3197.41 618.441 3328.7 972.309 3423.52 + 1334.15 3480.83 1700 3500 2065.85 3480.83 2427.69 3423.52 + 2781.56 3328.7 3123.58 3197.41 3450 3031.09 3757.25 2831.56 + 4041.96 2601.01 4301.01 2341.96 4531.56 2057.25 4731.09 1750 + 4897.41 1423.58 5028.7 1081.56 5123.52 727.691 5180.83 365.85 + 5200 0)) + (outline (path signal 100 800 1800 2600 1800)) + (outline (path signal 100 800 1200 800 600)) + (outline (path signal 100 800 -1200 800 -1800)) + (outline (path signal 100 800 -1800 2600 -1800)) + (outline (path signal 100 1000 0 2400 0)) + (outline (path signal 100 1000 -600 1000 0)) + (outline (path signal 100 2400 600 800 600)) + (outline (path signal 100 2400 0 2400 600)) + (outline (path signal 100 2600 1800 2600 1200)) + (outline (path signal 100 2600 1200 800 1200)) + (outline (path signal 100 2600 -600 1000 -600)) + (outline (path signal 100 2600 -600 2600 -1200)) + (outline (path signal 100 2600 -1200 800 -1200)) + (outline (path signal 100 4500 0 4481.07 -325.06 4424.53 -645.724 4331.14 -957.656 + 4202.17 -1256.64 4039.37 -1538.62 3844.92 -1799.81 3621.48 -2036.65 + 3372.04 -2245.95 3100 -2424.87 2809.02 -2571.01 2503.05 -2682.37 + 2186.22 -2757.46 1862.81 -2795.26 1537.19 -2795.26 1213.79 -2757.46 + 896.951 -2682.37 590.977 -2571.01 300 -2424.87 27.956 -2245.95 + -221.477 -2036.65 -444.924 -1799.81 -639.366 -1538.62 -802.171 -1256.64 + -931.139 -957.656 -1024.53 -645.724 -1081.07 -325.06 -1100 0 + -1081.07 325.06 -1024.53 645.724 -931.139 957.656 -802.171 1256.64 + -639.366 1538.62 -444.924 1799.81 -221.477 2036.65 27.956 2245.95 + 300 2424.87 590.977 2571.01 896.951 2682.37 1213.79 2757.46 + 1537.19 2795.26 1862.81 2795.26 2186.22 2757.46 2503.05 2682.37 + 2809.02 2571.01 3100 2424.87 3372.04 2245.95 3621.48 2036.65 + 3844.92 1799.81 4039.37 1538.62 4202.17 1256.64 4331.14 957.656 + 4424.53 645.724 4481.07 325.06 4500 0)) + (outline (path signal 100 4900 0 4880.58 -352.026 4822.55 -699.779 4726.61 -1039.04 + 4593.94 -1365.68 4426.14 -1675.75 4225.25 -1965.48 3993.7 -2231.35 + 3734.32 -2470.13 3450.23 -2678.93 3144.91 -2855.21 2822.04 -2996.84 + 2485.55 -3102.08 2139.53 -3169.67 1788.17 -3198.78 1435.75 -3189.07 + 1086.53 -3140.64 744.753 -3054.1 414.575 -2930.47 100 -2771.28 + -195.153 -2578.45 -467.301 -2354.32 -713.141 -2101.61 -929.689 -1823.39 + -1114.32 -1523.03 -1264.78 -1204.19 -1379.26 -870.731 -1456.36 -526.703 + -1495.14 -176.281 -1495.14 176.281 -1456.36 526.703 -1379.26 870.731 + -1264.78 1204.19 -1114.32 1523.03 -929.689 1823.39 -713.141 2101.61 + -467.301 2354.32 -195.153 2578.45 100 2771.28 414.575 2930.47 + 744.753 3054.1 1086.53 3140.64 1435.75 3189.07 1788.17 3198.78 + 2139.53 3169.67 2485.55 3102.08 2822.04 2996.84 3144.91 2855.21 + 3450.23 2678.93 3734.32 2470.13 3993.7 2231.35 4225.25 1965.48 + 4426.14 1675.75 4593.94 1365.68 4726.61 1039.04 4822.55 699.779 + 4880.58 352.026 4900 0)) + (pin Round[A]Pad_1600_um 1 0 0) + (pin Round[A]Pad_1600_um 2 3400 0) + ) + (image Connector_PinHeader_1.27mm:PinHeader_1x06_P1.27mm_Vertical + (outline (path signal 120 -1110 760 0 760)) + (outline (path signal 120 -1110 0 -1110 760)) + (outline (path signal 120 -1110 -760 -1110 -7045)) + (outline (path signal 120 -1110 -760 -563.471 -760)) + (outline (path signal 120 -1110 -7045 -307.53 -7045)) + (outline (path signal 120 307.53 -7045 1110 -7045)) + (outline (path signal 120 563.471 -760 1110 -760)) + (outline (path signal 120 1110 -760 1110 -7045)) + (outline (path signal 50 -1550 1150 -1550 -7500)) + (outline (path signal 50 -1550 -7500 1550 -7500)) + (outline (path signal 50 1550 1150 -1550 1150)) + (outline (path signal 50 1550 -7500 1550 1150)) + (outline (path signal 100 -1050 110 -525 635)) + (outline (path signal 100 -1050 -6985 -1050 110)) + (outline (path signal 100 -525 635 1050 635)) + (outline (path signal 100 1050 635 1050 -6985)) + (outline (path signal 100 1050 -6985 -1050 -6985)) + (pin Rect[A]Pad_1000x1000_um 1 0 0) + (pin Oval[A]Pad_1000x1000_um 2 0 -1270) + (pin Oval[A]Pad_1000x1000_um 3 0 -2540) + (pin Oval[A]Pad_1000x1000_um 4 0 -3810) + (pin Oval[A]Pad_1000x1000_um 5 0 -5080) + (pin Oval[A]Pad_1000x1000_um 6 0 -6350) + ) + (image "LED_THT:LED_D5.0mm-4_RGB_Wide_Pins" + (outline (path signal 120 678.5 1545 678.5 1080)) + (outline (path signal 120 678.5 -1080 678.5 -1545)) + (outline (path signal 0 3502.14 3038.58 3838.42 2990.42 4167.26 2905.15 4484.58 2783.84 + 4786.44 2628 5069.09 2439.55 5329.04 2220.84 5563.05 1974.58 + 5768.22 1703.82 5942.01 1411.93 6082.26 1102.52 6078.01 1100.87 + 6086.31 1080.83 6068.74 1038.4 6026.31 1020.83 5983.89 1038.4 + 5974.62 1060.78 5970.37 1059.14 5835.64 1356.38 5668.69 1636.79 + 5471.59 1896.89 5246.79 2133.47 4997.07 2343.57 4725.54 2524.6 + 4435.56 2674.32 4130.72 2790.85 3814.82 2872.76 3491.77 2919.03 + 3165.58 2929.09 2840.29 2902.81 2519.94 2840.52 2208.51 2742.99 + 1909.85 2611.43 1627.68 2447.48 1365.49 2253.16 1126.54 2030.89 + 913.783 1783.42 729.871 1513.83 726.501 1515.86 720.926 1502.4 + 678.5 1484.83 636.074 1502.4 618.5 1544.83 630.498 1573.8 + 627.129 1575.83 818.573 1856.46 1040.04 2114.06 1288.78 2345.44 + 1561.7 2547.72 1855.43 2718.39 2166.32 2855.33 2490.51 2956.86 + 2823.98 3021.7 3162.59 3049.05)) + (outline (path signal 0 3690.21 2519.83 3984.49 2448.9 4268.34 2343.72 4537.79 2205.78 + 4789.07 2036.99 5018.68 1839.72 5223.39 1616.72 5400.35 1371.13 + 5547.09 1106.36 5543.04 1104.42 5552.98 1080.43 5535.4 1038 + 5492.98 1020.43 5450.55 1038 5442.92 1056.44 5438.87 1054.5 + 5299.02 1306.86 5130.35 1540.94 4935.23 1753.48 4716.39 1941.5 + 4476.89 2102.38 4220.07 2233.86 3949.52 2334.11 3669.03 2401.72 + 3382.53 2435.74 3094.01 2435.72 2807.51 2401.63 2527.03 2333.97 + 2256.51 2233.67 1999.71 2102.14 1760.24 1941.22 1541.43 1753.16 + 1346.36 1540.58 1177.73 1306.46 1037.93 1054.08 1033.88 1056.02 + 1026.24 1037.57 983.816 1020 941.39 1037.57 923.816 1080 + 933.749 1103.98 929.704 1105.92 1076.39 1370.72 1253.3 1616.35 + 1457.97 1839.38 1687.54 2036.69 1938.79 2205.53 2208.21 2343.53 + 2492.05 2448.76 2786.31 2519.75 3086.9 2555.51 3389.61 2555.54)) + (outline (path signal 0 1026.24 -1037.57 1033.88 -1056.02 1037.93 -1054.08 1177.73 -1306.46 + 1346.36 -1540.58 1541.43 -1753.16 1760.24 -1941.22 1999.71 -2102.14 + 2256.51 -2233.67 2527.03 -2333.97 2807.51 -2401.63 3094.01 -2435.72 + 3382.53 -2435.74 3669.03 -2401.72 3949.52 -2334.11 4220.07 -2233.86 + 4476.89 -2102.38 4716.39 -1941.5 4935.23 -1753.48 5130.35 -1540.94 + 5299.02 -1306.86 5438.87 -1054.5 5442.92 -1056.44 5450.55 -1038 + 5492.98 -1020.43 5535.4 -1038 5552.98 -1080.43 5543.04 -1104.42 + 5547.09 -1106.36 5400.35 -1371.13 5223.39 -1616.72 5018.68 -1839.72 + 4789.07 -2036.99 4537.79 -2205.78 4268.34 -2343.72 3984.49 -2448.9 + 3690.21 -2519.83 3389.61 -2555.54 3086.9 -2555.51 2786.31 -2519.75 + 2492.05 -2448.76 2208.21 -2343.53 1938.79 -2205.53 1687.54 -2036.69 + 1457.97 -1839.38 1253.3 -1616.35 1076.39 -1370.72 929.704 -1105.92 + 933.749 -1103.98 923.816 -1080 941.39 -1037.57 983.816 -1020)) + (outline (path signal 0 6068.74 -1038.4 6086.31 -1080.83 6078.01 -1100.87 6082.26 -1102.52 + 5942.01 -1411.93 5768.22 -1703.82 5563.05 -1974.58 5329.04 -2220.84 + 5069.09 -2439.55 4786.44 -2628 4484.58 -2783.84 4167.26 -2905.15 + 3838.42 -2990.42 3502.14 -3038.58 3162.59 -3049.05 2823.98 -3021.7 + 2490.51 -2956.86 2166.32 -2855.33 1855.43 -2718.39 1561.7 -2547.72 + 1288.78 -2345.44 1040.04 -2114.06 818.573 -1856.46 627.129 -1575.83 + 630.498 -1573.8 618.5 -1544.83 636.074 -1502.4 678.5 -1484.83 + 720.926 -1502.4 726.501 -1515.86 729.871 -1513.83 913.783 -1783.42 + 1126.54 -2030.89 1365.49 -2253.16 1627.68 -2447.48 1909.85 -2611.43 + 2208.51 -2742.99 2519.94 -2840.52 2840.29 -2902.81 3165.58 -2929.09 + 3491.77 -2919.03 3814.82 -2872.76 4130.72 -2790.85 4435.56 -2674.32 + 4725.54 -2524.6 4997.07 -2343.57 5246.79 -2133.47 5471.59 -1896.89 + 5668.69 -1636.79 5835.64 -1356.38 5970.37 -1059.14 5974.62 -1060.78 + 5983.89 -1038.4 6026.31 -1020.83)) + (outline (path signal 50 -1080 3250 -1080 -3250)) + (outline (path signal 50 -1080 -3250 7560 -3250)) + (outline (path signal 50 7560 3250 -1080 3250)) + (outline (path signal 50 7560 -3250 7560 3250)) + (outline (path signal 100 738.5 1469.69 738.5 -1469.69)) + (outline (path signal 0 3519.81 2936.56 3850.54 2885.81 4173.4 2797.94 4484.22 2674.07 + 4779.03 2515.81 5054.01 2325.17 5305.64 2104.63 5530.67 1857 + 5726.21 1585.49 5889.75 1293.58 6019.19 985.031 6112.85 663.808 + 6169.53 334.044 6188.5 -0.016 6169.52 -334.077 6112.84 -663.84 + 6019.18 -985.062 5889.74 -1293.61 5726.19 -1585.52 5530.65 -1857.03 + 5305.61 -2104.65 5053.98 -2325.19 4779 -2515.82 4484.19 -2674.09 + 4173.36 -2797.95 3850.51 -2885.82 3519.78 -2936.56 3185.43 -2949.52 + 2851.77 -2924.54 2523.08 -2861.93 2203.59 -2762.51 1897.42 -2627.55 + 1608.5 -2458.78 1340.55 -2258.38 1097.02 -2028.93 881.034 -1773.37 + 695.38 -1495.01 698.275 -1493.3 688.484 -1469.67 703.129 -1434.31 + 738.484 -1419.67 773.839 -1434.31 778.692 -1446.03 781.587 -1444.33 + 965.276 -1719 1179.52 -1970.56 1421.45 -2195.64 1687.8 -2391.2 + 1974.99 -2554.61 2279.17 -2683.69 2596.24 -2776.69 2921.95 -2832.37 + 3251.91 -2849.97 3581.7 -2829.26 3906.87 -2770.52 4223.05 -2674.54 + 4526 -2542.61 4811.65 -2376.49 5076.14 -2178.43 5315.94 -1951.09 + 5527.81 -1697.52 5708.9 -1421.13 5856.79 -1125.64 5969.48 -815.021 + 6045.46 -493.443 6083.71 -165.232 6083.71 165.2 6045.46 493.412 + 5969.49 814.991 5856.8 1125.62 5708.92 1421.11 5527.82 1697.5 + 5315.96 1951.07 5076.17 2178.41 4811.67 2376.47 4526.03 2542.59 + 4223.08 2674.53 3906.9 2770.51 3581.73 2829.26 3251.95 2849.97 + 2921.98 2832.37 2596.27 2776.7 2279.2 2683.7 1975.02 2554.63 + 1687.82 2391.21 1421.47 2195.66 1179.54 1970.58 965.295 1719.02 + 781.604 1444.35 778.708 1446.06 773.855 1434.34 738.5 1419.69 + 703.145 1434.34 688.5 1469.69 698.291 1493.33 695.397 1495.03 + 881.054 1773.4 1097.04 2028.95 1340.58 2258.4 1608.53 2458.8 + 1897.45 2627.56 2203.62 2762.52 2523.11 2861.94 2851.8 2924.55 + 3185.47 2949.52)) + (outline (path signal 100 5738.5 0 5719.55 -307.221 5662.99 -609.784 5569.68 -903.104 + 5441.03 -1182.73 5278.99 -1444.43 5086.02 -1684.24 4865.05 -1898.51 + 4619.41 -2084.01 4352.85 -2237.91 4069.39 -2357.89 3773.33 -2442.12 + 3469.17 -2489.34 3161.51 -2498.81 2855.02 -2470.41 2554.34 -2404.56 + 2264.03 -2302.26 1988.5 -2165.06 1731.91 -1995.04 1498.16 -1794.78 + 1290.8 -1567.31 1112.96 -1316.08 967.337 -1044.9 856.145 -757.882 + 781.067 -459.374 743.242 -153.902 743.242 153.902 781.067 459.374 + 856.145 757.882 967.337 1044.9 1112.96 1316.08 1290.8 1567.31 + 1498.16 1794.78 1731.91 1995.04 1988.5 2165.06 2264.03 2302.26 + 2554.34 2404.56 2855.02 2470.41 3161.51 2498.81 3469.17 2489.34 + 3773.33 2442.12 4069.39 2357.89 4352.85 2237.91 4619.41 2084.01 + 4865.05 1898.51 5086.02 1684.24 5278.99 1444.43 5441.03 1182.73 + 5569.68 903.104 5662.99 609.784 5719.55 307.221 5738.5 0)) + (pin Rect[A]Pad_1800x1800_um 1 0 0) + (pin Round[A]Pad_1800_um 2 2159 0) + (pin Round[A]Pad_1800_um 3 4318 0) + (pin Round[A]Pad_1800_um 4 6477 0) + ) + (image "Seeed Studio XIAO Series Library:XIAO-SAMD21-RP2040-14P-2.54-21X17.8MM (Seeeduino XIAO)" + (outline (path signal 127 8900 -8500 8900 8500)) + (outline (path signal 127 4500 4570.73 -4500 4570.73)) + (outline (path signal 127 4500 11924 4500 4570.73)) + (outline (path signal 127 -8900 8500 -8900 -8500)) + (outline (path signal 127 -4500 11924 4500 11924)) + (outline (path signal 127 6900 10499.1 -6900 10499.1)) + (outline (path signal 127 -4500 4570.73 -4500 11924)) + (outline (path signal 127 -6900 -10500 6900 -10500)) + (outline (path signal 0 8942.43 -8457.57 8960 -8500 8942.38 -8768.88 8889.81 -9033.17 + 8803.19 -9288.33 8684.01 -9530 8534.31 -9754.05 8356.64 -9956.64 + 8154.05 -10134.3 7930 -10284 7688.33 -10403.2 7433.17 -10489.8 + 7168.88 -10542.4 6900 -10560 6857.57 -10542.4 6840 -10500 + 6857.57 -10457.6 6900 -10440 7153.22 -10423.4 7402.11 -10373.9 + 7642.41 -10292.3 7870 -10180.1 8081 -10039.1 8271.79 -9871.79 + 8439.1 -9681 8580.09 -9470 8692.33 -9242.41 8773.9 -9002.11 + 8823.4 -8753.22 8840 -8500 8857.57 -8457.57 8900 -8440)) + (outline (path signal 0 6901.3 10559.5 6901.31 10560 7168.05 10537.1 7429.74 10480.6 + 7682.14 10391.3 7921.17 10270.8 8142.95 10120.8 8343.92 9943.92 + 8520.81 9742.95 8670.76 9521.17 8791.34 9282.14 8880.62 9029.74 + 8937.14 8768.05 8959.99 8501.31 8959.46 8501.3 8960 8500 + 8942.43 8457.57 8900 8440 8857.57 8457.57 8840.54 8498.7 + 8840.01 8498.69 8818.47 8750.23 8765.17 8997 8680.99 9235.01 + 8567.27 9460.41 8425.87 9669.56 8259.07 9859.07 8069.56 10025.9 + 7860.41 10167.3 7635.01 10281 7397 10365.2 7150.23 10418.5 + 6898.69 10440 6898.7 10440.5 6857.57 10457.6 6840 10500 6857.57 10542.4 + 6900 10560)) + (outline (path signal 0 -8857.57 -8457.57 -8840.54 -8498.69 -8840.01 -8498.68 + -8818.44 -8750.21 -8765.12 -8996.97 -8680.92 -9234.97 -8567.2 -9460.36 + -8425.8 -9669.5 -8259 -9859 -8069.5 -10025.8 -7860.36 -10167.2 + -7634.97 -10280.9 -7396.97 -10365.1 -7150.21 -10418.4 -6898.68 -10440 + -6898.7 -10440.5 -6857.57 -10457.6 -6840 -10500 -6857.57 -10542.4 + -6900 -10560 -6901.31 -10559.5 -6901.32 -10560 -7168.05 -10537.1 + -7429.72 -10480.6 -7682.11 -10391.3 -7921.12 -10270.7 -8142.9 -10120.7 + -8343.85 -9943.85 -8520.73 -9742.9 -8670.68 -9521.12 -8791.28 -9282.11 + -8880.57 -9029.72 -8937.11 -8768.05 -8959.99 -8501.32 -8959.46 -8501.3 + -8960 -8500 -8942.43 -8457.57 -8900 -8440)) + (outline (path signal 0 -6857.57 10542.4 -6840 10500 -6857.57 10457.6 -6898.7 10440.5 + -6898.69 10440 -7150.23 10418.5 -7397 10365.2 -7635.01 10281 + -7860.41 10167.3 -8069.56 10025.9 -8259.07 9859.07 -8425.87 9669.56 + -8567.27 9460.41 -8680.99 9235.01 -8765.17 8997 -8818.47 8750.23 + -8840.01 8498.69 -8840.54 8498.7 -8857.57 8457.57 -8900 8440 + -8942.43 8457.57 -8960 8500 -8959.46 8501.3 -8959.99 8501.31 + -8937.14 8768.05 -8880.62 9029.74 -8791.34 9282.14 -8670.75 9521.17 + -8520.81 9742.95 -8343.92 9943.92 -8142.95 10120.8 -7921.17 10270.8 + -7682.14 10391.3 -7429.74 10480.6 -7168.05 10537.1 -6901.31 10560 + -6901.3 10559.5 -6900 10560)) + (outline (path signal 0 -10746 8800 -10763.2 8708.25 -10812.3 8628.88 -10886.8 8572.63 + -10976.6 8547.08 -11069.5 8555.7 -11153.1 8597.3 -11216 8666.29 + -11249.7 8753.33 -11249.7 8846.67 -11216 8933.71 -11153.1 9002.7 + -11069.5 9044.3 -10976.6 9052.92 -10886.8 9027.37 -10812.3 8971.12 + -10763.2 8891.75 -10746 8800)) + (outline (path signal 25.4 7624.32 10345.3 7578.6 10363.3)) + (outline (path signal 25.4 8852.15 -8862.95 8861.04 -8814.69)) + (outline (path signal 25.4 -7248.4 -10466.7 -7200.14 -10475.6)) + (outline (path signal 25.4 -7296.4 -10456.8 -7248.4 -10466.7)) + (outline (path signal 25.4 -8818.63 -9006.46 -8805.16 -9053.7)) + (outline (path signal 25.4 -7532.37 10380.1 -7578.6 10363.3)) + (outline (path signal 25.4 -7344.41 -10445.6 -7296.4 -10456.8)) + (outline (path signal 25.4 8700.77 -9328.79 8720.84 -9284.08)) + (outline (path signal 25.4 -7930.14 -10198.7 -7888.22 -10224.1)) + (outline (path signal 25.4 8378.95 -9820.02 8411.21 -9782.94)) + (outline (path signal 25.4 -8241.79 9951.34 -8277.35 9917.56)) + (outline (path signal 25.4 8012.43 -10144.9 8052.31 -10116.4)) + (outline (path signal 25.4 -8168.39 10016.6 -8205.47 9984.36)) + (outline (path signal 25.4 8530.34 9617.84 8501.89 9657.71)) + (outline (path signal 25.4 7054.09 -10495.2 7102.86 -10489.8)) + (outline (path signal 25.4 -8889.49 -8521.57 -8887.72 -8570.85)) + (outline (path signal 25.4 -7971.54 -10172.3 -7930.14 -10198.7)) + (outline (path signal 25.4 8679.43 9364.09 8657.34 9407.78)) + (outline (path signal 25.4 -8861.04 -8814.69 -8852.16 -8862.95)) + (outline (path signal 25.4 -7151.62 -10483.2 -7102.86 -10489.8)) + (outline (path signal 25.4 -8584.18 9535.54 -8609.58 9493.63)) + (outline (path signal 25.4 -8852.16 8853.81 -8861.04 8805.55)) + (outline (path signal 25.4 8720.84 9274.94 8700.77 9319.64)) + (outline (path signal 25.4 8205.47 -9993.5 8241.79 -9960.48)) + (outline (path signal 25.4 -8887.72 8561.7 -8889.49 8512.43)) + (outline (path signal 25.4 -8277.35 9917.56 -8312.15 9882.76)) + (outline (path signal 25.4 -7485.89 -10405 -7439.15 -10419.7)) + (outline (path signal 25.4 7758.68 10284.8 7714.23 10306.2)) + (outline (path signal 25.4 -8530.34 9617.84 -8557.77 9576.94)) + (outline (path signal 25.4 -8012.43 -10144.9 -7971.54 -10172.3)) + (outline (path signal 25.4 -8700.77 -9328.79 -8679.43 -9373.24)) + (outline (path signal 25.4 -8818.63 8997.31 -8831.07 8949.82)) + (outline (path signal 25.4 8557.77 -9586.09 8584.18 -9544.69)) + (outline (path signal 25.4 8411.21 9773.79 8378.95 9810.88)) + (outline (path signal 25.4 -8501.89 9657.71 -8530.34 9617.84)) + (outline (path signal 25.4 -8130.29 -10056.8 -8091.68 -10087.2)) + (outline (path signal 25.4 7802.37 -10271.9 7845.55 -10248.5)) + (outline (path signal 25.4 -8609.58 -9502.77 -8584.18 -9544.69)) + (outline (path signal 25.4 -8831.07 -8958.96 -8818.63 -9006.46)) + (outline (path signal 25.4 7845.55 -10248.5 7888.22 -10224.1)) + (outline (path signal 25.4 6907.02 10494.9 6858 10495.4)) + (outline (path signal 25.4 -8774.68 -9146.92 -8757.92 -9193.15)) + (outline (path signal 25.4 -7714.23 10306.2 -7758.68 10284.8)) + (outline (path signal 25.4 8884.67 -8619.62 8887.71 -8570.85)) + (outline (path signal 25.4 -7200.14 10466.5 -7248.4 10457.6)) + (outline (path signal 25.4 -7971.54 10163.2 -8012.43 10135.7)) + (outline (path signal 25.4 -8868.66 8757.03 -8875.27 8708.26)) + (outline (path signal 25.4 7391.91 10424 7344.41 10436.5)) + (outline (path signal 25.4 -6956.3 -10502.3 -6907.02 -10504)) + (outline (path signal 25.4 7344.41 10436.5 7296.4 10447.7)) + (outline (path signal 25.4 7845.55 10239.4 7802.37 10262.7)) + (outline (path signal 25.4 -7102.86 -10489.8 -7054.09 -10495.2)) + (outline (path signal 25.4 -8378.95 9810.88 -8411.21 9773.79)) + (outline (path signal 25.4 -8052.31 10107.3 -8091.68 10078.1)) + (outline (path signal 25.4 7888.22 -10224.1 7930.13 -10198.7)) + (outline (path signal 25.4 8774.68 9137.78 8757.92 9184)) + (outline (path signal 25.4 7485.89 -10405 7532.37 -10389.2)) + (outline (path signal 25.4 -7669.53 -10335.4 -7624.32 -10354.4)) + (outline (path signal 25.4 -8757.92 9184 -8774.68 9137.78)) + (outline (path signal 25.4 8277.35 -9926.7 8312.15 -9891.9)) + (outline (path signal 25.4 7005.06 10490.1 6956.3 10493.1)) + (outline (path signal 25.4 8609.58 9493.63 8584.18 9535.54)) + (outline (path signal 25.4 -7391.91 10424 -7439.15 10410.6)) + (outline (path signal 25.4 8880.6 -8668.64 8884.67 -8619.62)) + (outline (path signal 25.4 -8868.66 -8766.17 -8861.04 -8814.69)) + (outline (path signal 25.4 8818.62 -9006.46 8831.07 -8958.96)) + (outline (path signal 25.4 -8774.68 9137.78 -8790.43 9091.29)) + (outline (path signal 25.4 -6907.02 10494.9 -6956.3 10493.1)) + (outline (path signal 25.4 -8884.67 -8619.62 -8880.6 -8668.64)) + (outline (path signal 25.4 -7485.89 10395.8 -7532.37 10380.1)) + (outline (path signal 25.4 7344.41 -10445.6 7391.91 -10433.2)) + (outline (path signal 25.4 -8739.89 9229.73 -8757.92 9184)) + (outline (path signal 25.4 8890 8463.41 8889.49 8512.43)) + (outline (path signal 25.4 7151.62 10474.1 7102.86 10480.7)) + (outline (path signal 25.4 -8472.68 -9706.23 -8442.2 -9744.84)) + (outline (path signal 25.4 -8842.25 -8910.95 -8831.07 -8958.96)) + (outline (path signal 25.4 8757.92 -9193.15 8774.68 -9146.92)) + (outline (path signal 25.4 6858 10495.4 -6858 10495.4)) + (outline (path signal 25.4 -7151.62 10474.1 -7200.14 10466.5)) + (outline (path signal 25.4 8277.35 9917.56 8241.79 9951.34)) + (outline (path signal 25.4 -7758.68 -10294 -7714.23 -10315.3)) + (outline (path signal 25.4 -8277.35 -9926.7 -8241.79 -9960.48)) + (outline (path signal 25.4 -8842.25 8901.81 -8852.16 8853.81)) + (outline (path signal 25.4 -8880.6 8659.49 -8884.67 8610.47)) + (outline (path signal 25.4 -7888.22 -10224.1 -7845.55 -10248.5)) + (outline (path signal 25.4 8868.66 8757.03 8861.04 8805.55)) + (outline (path signal 25.4 -8091.68 -10087.2 -8052.31 -10116.4)) + (outline (path signal 25.4 -8890 -8472.55 -8889.49 -8521.57)) + (outline (path signal 25.4 -8739.89 -9238.87 -8720.84 -9284.08)) + (outline (path signal 25.4 7102.86 -10489.8 7151.62 -10483.2)) + (outline (path signal 25.4 -6858 -10504.6 6858 -10504.6)) + (outline (path signal 25.4 -8205.47 9984.36 -8241.79 9951.34)) + (outline (path signal 25.4 -8609.58 9493.63 -8633.97 9450.96)) + (outline (path signal 25.4 -8884.67 8610.47 -8887.72 8561.7)) + (outline (path signal 25.4 -8657.34 -9416.92 -8633.97 -9460.1)) + (outline (path signal 25.4 8900 -8472.55 8900 8463.41)) + (outline (path signal 25.4 8584.18 -9544.69 8609.58 -9502.77)) + (outline (path signal 25.4 -7005.07 -10499.2 -6956.3 -10502.3)) + (outline (path signal 25.4 -8584.18 -9544.69 -8557.77 -9586.09)) + (outline (path signal 25.4 -7532.37 -10389.2 -7485.89 -10405)) + (outline (path signal 25.4 8205.47 9984.36 8168.39 10016.6)) + (outline (path signal 25.4 8887.71 8561.7 8884.67 8610.47)) + (outline (path signal 25.4 8842.25 8901.81 8831.07 8949.82)) + (outline (path signal 25.4 -8861.04 8805.55 -8868.66 8757.03)) + (outline (path signal 25.4 8091.68 10078.1 8052.31 10107.3)) + (outline (path signal 25.4 7578.6 -10372.5 7624.32 -10354.4)) + (outline (path signal 25.4 8679.43 -9373.24 8700.77 -9328.79)) + (outline (path signal 25.4 8700.77 9319.64 8679.43 9364.09)) + (outline (path signal 25.4 8012.43 10135.7 7971.54 10163.2)) + (outline (path signal 25.4 -7888.22 10215 -7930.14 10189.6)) + (outline (path signal 25.4 -8130.29 10047.6 -8168.39 10016.6)) + (outline (path signal 25.4 -8757.92 -9193.15 -8739.89 -9238.87)) + (outline (path signal 25.4 6956.3 10493.1 6907.02 10494.9)) + (outline (path signal 25.4 -7578.6 -10372.5 -7532.37 -10389.2)) + (outline (path signal 25.4 -8557.77 -9586.09 -8530.34 -9626.98)) + (outline (path signal 25.4 7439.15 10410.6 7391.91 10424)) + (outline (path signal 25.4 8818.62 8997.31 8805.16 9044.56)) + (outline (path signal 25.4 -7758.68 10284.8 -7802.37 10262.7)) + (outline (path signal 25.4 8739.89 9229.73 8720.84 9274.94)) + (outline (path signal 25.4 7888.22 10215 7845.55 10239.4)) + (outline (path signal 25.4 8875.27 8708.26 8868.66 8757.03)) + (outline (path signal 25.4 7151.62 -10483.2 7200.14 -10475.6)) + (outline (path signal 25.4 8831.07 8949.82 8818.62 8997.31)) + (outline (path signal 25.4 -8472.68 9697.08 -8501.89 9657.71)) + (outline (path signal 25.4 -6858 10495.4 -6907.02 10494.9)) + (outline (path signal 25.4 -8805.16 -9053.7 -8790.43 -9100.44)) + (outline (path signal 25.4 -8205.47 -9993.5 -8168.39 -10025.8)) + (outline (path signal 25.4 -7802.37 10262.7 -7845.55 10239.4)) + (outline (path signal 25.4 8501.89 9657.71 8472.68 9697.08)) + (outline (path signal 25.4 7391.91 -10433.2 7439.15 -10419.7)) + (outline (path signal 25.4 -7802.37 -10271.9 -7758.68 -10294)) + (outline (path signal 25.4 8842.25 -8910.95 8852.15 -8862.95)) + (outline (path signal 25.4 -8378.95 -9820.02 -8345.93 -9856.34)) + (outline (path signal 25.4 7669.53 10326.2 7624.32 10345.3)) + (outline (path signal 25.4 -8880.6 -8668.64 -8875.27 -8717.41)) + (outline (path signal 25.4 -6956.3 10493.1 -7005.07 10490.1)) + (outline (path signal 25.4 8130.28 10047.6 8091.68 10078.1)) + (outline (path signal 25.4 8868.66 -8766.17 8875.27 -8717.41)) + (outline (path signal 25.4 7054.09 10486 7005.06 10490.1)) + (outline (path signal 25.4 -7439.15 10410.6 -7485.89 10395.8)) + (outline (path signal 25.4 -8530.34 -9626.98 -8501.89 -9666.86)) + (outline (path signal 25.4 7296.4 -10456.8 7344.41 -10445.6)) + (outline (path signal 25.4 -7714.23 -10315.3 -7669.53 -10335.4)) + (outline (path signal 25.4 8052.31 -10116.4 8091.68 -10087.2)) + (outline (path signal 25.4 8312.15 9882.76 8277.35 9917.56)) + (outline (path signal 25.4 8472.68 -9706.23 8501.89 -9666.86)) + (outline (path signal 25.4 -8442.2 -9744.84 -8411.21 -9782.94)) + (outline (path signal 25.4 8790.43 9091.29 8774.68 9137.78)) + (outline (path signal 25.4 8757.92 9184 8739.89 9229.73)) + (outline (path signal 25.4 8241.79 -9960.48 8277.35 -9926.7)) + (outline (path signal 25.4 7714.23 10306.2 7669.53 10326.2)) + (outline (path signal 25.4 -7845.55 -10248.5 -7802.37 -10271.9)) + (outline (path signal 25.4 -7200.14 -10475.6 -7151.62 -10483.2)) + (outline (path signal 25.4 7624.32 -10354.4 7669.53 -10335.4)) + (outline (path signal 25.4 -8557.77 9576.94 -8584.18 9535.54)) + (outline (path signal 25.4 -8679.43 9364.09 -8700.77 9319.64)) + (outline (path signal 25.4 8530.34 -9626.98 8557.77 -9586.09)) + (outline (path signal 25.4 8609.58 -9502.77 8633.97 -9460.1)) + (outline (path signal 25.4 -8442.2 9735.69 -8472.68 9697.08)) + (outline (path signal 25.4 7930.13 -10198.7 7971.54 -10172.3)) + (outline (path signal 25.4 -8168.39 -10025.8 -8130.29 -10056.8)) + (outline (path signal 25.4 -8831.07 8949.82 -8842.25 8901.81)) + (outline (path signal 25.4 -8633.97 -9460.1 -8609.58 -9502.77)) + (outline (path signal 25.4 7296.4 10447.7 7248.4 10457.6)) + (outline (path signal 25.4 -8852.16 -8862.95 -8842.25 -8910.95)) + (outline (path signal 25.4 -8720.84 -9284.08 -8700.77 -9328.79)) + (outline (path signal 25.4 8091.68 -10087.2 8130.28 -10056.8)) + (outline (path signal 25.4 8168.39 -10025.8 8205.47 -9993.5)) + (outline (path signal 25.4 7532.37 -10389.2 7578.6 -10372.5)) + (outline (path signal 25.4 -7669.53 10326.2 -7714.23 10306.2)) + (outline (path signal 25.4 8345.93 9847.2 8312.15 9882.76)) + (outline (path signal 25.4 -8700.77 9319.64 -8720.84 9274.94)) + (outline (path signal 25.4 8584.18 9535.54 8557.77 9576.94)) + (outline (path signal 25.4 8805.16 -9053.7 8818.62 -9006.46)) + (outline (path signal 25.4 8378.95 9810.88 8345.93 9847.2)) + (outline (path signal 25.4 -7930.14 10189.6 -7971.54 10163.2)) + (outline (path signal 25.4 7200.14 10466.5 7151.62 10474.1)) + (outline (path signal 25.4 8633.97 -9460.1 8657.34 -9416.92)) + (outline (path signal 25.4 8557.77 9576.94 8530.34 9617.84)) + (outline (path signal 25.4 8411.21 -9782.94 8442.2 -9744.84)) + (outline (path signal 25.4 -8501.89 -9666.86 -8472.68 -9706.23)) + (outline (path signal 25.4 7669.53 -10335.4 7714.23 -10315.3)) + (outline (path signal 25.4 -7578.6 10363.3 -7624.32 10345.3)) + (outline (path signal 25.4 -7344.41 10436.5 -7391.91 10424)) + (outline (path signal 25.4 8657.34 9407.78 8633.97 9450.96)) + (outline (path signal 25.4 -8805.16 9044.56 -8818.63 8997.31)) + (outline (path signal 25.4 -7624.32 10345.3 -7669.53 10326.2)) + (outline (path signal 25.4 7102.86 10480.7 7054.09 10486)) + (outline (path signal 25.4 8130.28 -10056.8 8168.39 -10025.8)) + (outline (path signal 25.4 -8312.15 -9891.9 -8277.35 -9926.7)) + (outline (path signal 25.4 -7845.55 10239.4 -7888.22 10215)) + (outline (path signal 25.4 7485.89 10395.8 7439.15 10410.6)) + (outline (path signal 25.4 8875.27 -8717.41 8880.6 -8668.64)) + (outline (path signal 25.4 8633.97 9450.96 8609.58 9493.63)) + (outline (path signal 25.4 -7296.4 10447.7 -7344.41 10436.5)) + (outline (path signal 25.4 8345.93 -9856.34 8378.95 -9820.02)) + (outline (path signal 25.4 8774.68 -9146.92 8790.43 -9100.44)) + (outline (path signal 25.4 -7054.09 10486 -7102.86 10480.7)) + (outline (path signal 25.4 -8052.31 -10116.4 -8012.43 -10144.9)) + (outline (path signal 25.4 7200.14 -10475.6 7248.4 -10466.7)) + (outline (path signal 25.4 -8875.27 -8717.41 -8868.66 -8766.17)) + (outline (path signal 25.4 7971.54 10163.2 7930.13 10189.6)) + (outline (path signal 25.4 8657.34 -9416.92 8679.43 -9373.24)) + (outline (path signal 25.4 8805.16 9044.56 8790.43 9091.29)) + (outline (path signal 25.4 8472.68 9697.08 8442.2 9735.69)) + (outline (path signal 25.4 8889.49 -8521.57 8890 -8472.55)) + (outline (path signal 25.4 7005.06 -10499.2 7054.09 -10495.2)) + (outline (path signal 25.4 7532.37 10380.1 7485.89 10395.8)) + (outline (path signal 25.4 -8345.93 9847.2 -8378.95 9810.88)) + (outline (path signal 25.4 8720.84 -9284.08 8739.89 -9238.87)) + (outline (path signal 25.4 7971.54 -10172.3 8012.43 -10144.9)) + (outline (path signal 25.4 -8657.34 9407.78 -8679.43 9364.09)) + (outline (path signal 25.4 8241.79 9951.34 8205.47 9984.36)) + (outline (path signal 25.4 -6907.02 -10504 -6858 -10504.6)) + (outline (path signal 25.4 7802.37 10262.7 7758.68 10284.8)) + (outline (path signal 25.4 6858 -10504.6 6907.02 -10504)) + (outline (path signal 25.4 -8312.15 9882.76 -8345.93 9847.2)) + (outline (path signal 25.4 7758.68 -10294 7802.37 -10271.9)) + (outline (path signal 25.4 8831.07 -8958.96 8842.25 -8910.95)) + (outline (path signal 25.4 -7005.07 10490.1 -7054.09 10486)) + (outline (path signal 25.4 -8091.68 10078.1 -8130.29 10047.6)) + (outline (path signal 25.4 -7624.32 -10354.4 -7578.6 -10372.5)) + (outline (path signal 25.4 -7054.09 -10495.2 -7005.07 -10499.2)) + (outline (path signal 25.4 8442.2 9735.69 8411.21 9773.79)) + (outline (path signal 25.4 7714.23 -10315.3 7758.68 -10294)) + (outline (path signal 25.4 -8790.43 -9100.44 -8774.68 -9146.92)) + (outline (path signal 25.4 7248.4 10457.6 7200.14 10466.5)) + (outline (path signal 25.4 7578.6 10363.3 7532.37 10380.1)) + (outline (path signal 25.4 6956.3 -10502.3 7005.06 -10499.2)) + (outline (path signal 25.4 8739.89 -9238.87 8757.92 -9193.15)) + (outline (path signal 25.4 8790.43 -9100.44 8805.16 -9053.7)) + (outline (path signal 25.4 8880.6 8659.49 8875.27 8708.26)) + (outline (path signal 25.4 8168.39 10016.6 8130.28 10047.6)) + (outline (path signal 25.4 -8887.72 -8570.85 -8884.67 -8619.62)) + (outline (path signal 25.4 -8875.27 8708.26 -8880.6 8659.49)) + (outline (path signal 25.4 -7248.4 10457.6 -7296.4 10447.7)) + (outline (path signal 25.4 -7102.86 10480.7 -7151.62 10474.1)) + (outline (path signal 25.4 7439.15 -10419.7 7485.89 -10405)) + (outline (path signal 25.4 8887.71 -8570.85 8889.49 -8521.57)) + (outline (path signal 25.4 7248.4 -10466.7 7296.4 -10456.8)) + (outline (path signal 25.4 -7391.91 -10433.2 -7344.41 -10445.6)) + (outline (path signal 25.4 -8241.79 -9960.48 -8205.47 -9993.5)) + (outline (path signal 25.4 6907.02 -10504 6956.3 -10502.3)) + (outline (path signal 25.4 -8345.93 -9856.34 -8312.15 -9891.9)) + (outline (path signal 25.4 -8720.84 9274.94 -8739.89 9229.73)) + (outline (path signal 25.4 -8790.43 9091.29 -8805.16 9044.56)) + (outline (path signal 25.4 8852.15 8853.81 8842.25 8901.81)) + (outline (path signal 25.4 8884.67 8610.47 8880.6 8659.49)) + (outline (path signal 25.4 8442.2 -9744.84 8472.68 -9706.23)) + (outline (path signal 25.4 -8633.97 9450.96 -8657.34 9407.78)) + (outline (path signal 25.4 8501.89 -9666.86 8530.34 -9626.98)) + (outline (path signal 25.4 -7439.15 -10419.7 -7391.91 -10433.2)) + (outline (path signal 25.4 -8411.21 9773.79 -8442.2 9735.69)) + (outline (path signal 25.4 -8679.43 -9373.24 -8657.34 -9416.92)) + (outline (path signal 25.4 -8012.43 10135.7 -8052.31 10107.3)) + (outline (path signal 25.4 8861.04 8805.55 8852.15 8853.81)) + (outline (path signal 25.4 8889.49 8512.43 8887.71 8561.7)) + (outline (path signal 25.4 8052.31 10107.3 8012.43 10135.7)) + (outline (path signal 25.4 7930.13 10189.6 7888.22 10215)) + (outline (path signal 25.4 -8900 8463.41 -8900 -8472.55)) + (outline (path signal 25.4 -8411.21 -9782.94 -8378.95 -9820.02)) + (outline (path signal 25.4 8861.04 -8814.69 8868.66 -8766.17)) + (outline (path signal 25.4 8312.15 -9891.9 8345.93 -9856.34)) + (pin Rect[T]Pad_3000x2000_um 1 -8500 7620) + (pin Rect[T]Pad_3000x2000_um 2 -8500 5080) + (pin Rect[T]Pad_3000x2000_um 3 -8500 2540) + (pin Rect[T]Pad_3000x2000_um 4 -8500 0) + (pin Rect[T]Pad_3000x2000_um 5 -8500 -2540) + (pin Rect[T]Pad_3000x2000_um (rotate 180) 6 -8500 -5080) + (pin Rect[T]Pad_3000x2000_um 7 -8500 -7620) + (pin Rect[T]Pad_3000x2000_um 8 8500 -7620) + (pin Rect[T]Pad_3000x2000_um 9 8500 -5080) + (pin Rect[T]Pad_3000x2000_um 10 8500 -2540) + (pin Rect[T]Pad_3000x2000_um 11 8500 0) + (pin Rect[T]Pad_3000x2000_um 12 8500 2540) + (pin Rect[T]Pad_3000x2000_um 13 8500 5080) + (pin Rect[T]Pad_3000x2000_um 14 8500 7620) + (pin Round[T]Pad_1500_um (rotate 90) 15 -1270 8390) + (pin Round[T]Pad_1500_um (rotate 90) 16 1270 8390) + (pin Round[T]Pad_1500_um (rotate 90) 17 -1270 5850) + (pin Round[T]Pad_1500_um (rotate 90) 18 1270 5850) + (pin Rect[T]Pad_2300x1300_um (rotate 90) 19 -1270 -8600) + (pin Rect[T]Pad_2300x1300_um (rotate 90) 20 1270 -8600) + ) + (image irsens:TSSP4038 + (outline (path signal 200 -3000 0 3000 0)) + (outline (path signal 200 3000 0 3000 -3900)) + (outline (path signal 200 3000 -3900 -3000 -3900)) + (outline (path signal 200 -3000 -3900 -3000 0)) + (outline (path signal 200 -3000 0 3000 0)) + (outline (path signal 200 -3000 -3900 -2500 -3900)) + (outline (path signal 200 3000 -3900 2500 -3900)) + (outline (path signal 200 -3000 -3900 -3000 -2495)) + (outline (path signal 200 3000 -3900 3000 -2495)) + (outline (path signal 0 -2419.1 -3841.22 -2411.34 -3865.12 -2406.94 -3863.39 -2276.82 -4143.71 + -2114.19 -4406.5 -1921.38 -4648.03 -1701.13 -4864.83 -1456.6 -5053.82 + -1191.28 -5212.29 -908.949 -5337.99 -613.641 -5429.11 -309.573 -5484.36 + -1.085 -5502.96 307.418 -5484.62 611.533 -5429.62 906.917 -5338.75 + 1189.35 -5213.29 1454.81 -5055.04 1699.5 -4866.26 1919.92 -4649.64 + 2112.94 -4408.28 2275.79 -4145.62 2406.15 -3865.41 2410.53 -3867.14 + 2418.27 -3843.32 2468.27 -3806.99 2530.08 -3806.99 2580.08 -3843.32 + 2599.17 -3902.1 2587.82 -3937.06 2592.2 -3938.79 2459.26 -4226.68 + 2294.47 -4497.61 2099.97 -4748.06 1878.27 -4974.79 1632.24 -5174.86 + 1365.08 -5345.69 1080.24 -5485.05 781.407 -5591.15 472.456 -5662.61 + 157.387 -5698.51 -159.721 -5698.38 -474.76 -5662.22 -783.65 -5590.49 + -1082.39 -5484.15 -1367.12 -5344.54 -1634.14 -5173.49 -1879.99 -4973.21 + -2101.5 -4746.3 -2295.8 -4495.68 -2460.36 -4224.62 -2593.06 -3936.61 + -2588.67 -3934.88 -2600 -3900 -2580.9 -3841.22 -2530.9 -3804.89 + -2469.1 -3804.89)) + (outline (path signal 0 -2419.94 -3839.08 -2412.15 -3863.05 -2407.75 -3861.33 + -2277.77 -4141.95 -2115.22 -4405.06 -1922.43 -4646.89 -1702.15 -4863.97 + -1457.54 -5053.22 -1192.09 -5211.91 -909.597 -5337.78 -614.097 -5429.04 + -309.818 -5484.38 -1.109 -5503 307.615 -5484.64 611.942 -5429.57 + 907.519 -5338.56 1190.12 -5212.93 1455.71 -5054.47 1700.48 -4865.43 + 1920.94 -4648.54 2113.94 -4406.88 2276.72 -4143.91 2406.94 -3863.39 + 2411.33 -3865.12 2419.1 -3841.22 2469.1 -3804.89 2530.9 -3804.89 + 2580.9 -3841.22 2600 -3900 2588.67 -3934.88 2593.06 -3936.61 + 2460.26 -4224.82 2295.55 -4496.06 2101.07 -4746.82 1879.34 -4973.84 + 1633.24 -5174.18 1365.95 -5345.24 1080.95 -5484.79 781.93 -5591.04 + 472.768 -5662.6 157.475 -5698.55 -159.861 -5698.41 -475.124 -5662.2 + -784.224 -5590.37 -1083.15 -5483.86 -1368.04 -5344.06 -1635.17 -5172.78 + -1881.11 -4972.23 -2102.64 -4745.02 -2296.9 -4494.1 -2461.38 -4222.71 + -2593.93 -3934.38 -2589.53 -3932.66 -2600.84 -3897.86 -2581.74 -3839.08 + -2531.74 -3802.75 -2469.94 -3802.75)) + (pin Round[A]Pad_1600_um 1 -2540 -1550) + (pin Round[A]Pad_1600_um 2 0 -1550) + (pin Round[A]Pad_1600_um 3 2540 -1550) + ) + (image Fuse:Fuseholder_TR5_Littelfuse_No560_No460 + (outline (path signal 120 5490 -3990 5360 -3840)) + (outline (path signal 120 5670 -4070 5490 -3990)) + (outline (path signal 120 5960 -4110 5670 -4070)) + (outline (path signal 120 6250 -4030 5960 -4110)) + (outline (path signal 120 6390 -2790 6510 -2930)) + (outline (path signal 120 6470 -3860 6250 -4030)) + (outline (path signal 120 6510 -2930 6600 -3090)) + (outline (path signal 120 6600 -3090 6650 -3340)) + (outline (path signal 120 6620 -3600 6470 -3860)) + (outline (path signal 120 6650 -3340 6620 -3600)) + (outline (path signal 120 7290 -10 7270.32 -441.941 7211.44 -870.302 7113.86 -1291.54 + 6978.37 -1702.15 6806.11 -2098.74 6598.49 -2478.02 6357.25 -2836.86 + 6084.37 -3172.27 5782.13 -3481.47 5453.02 -3761.91 5099.77 -4011.26 + 4725.31 -4227.45 4332.74 -4408.7 3925.32 -4553.5 3506.42 -4660.65 + 3079.51 -4729.26 2648.12 -4758.77 2215.85 -4748.93 1786.26 -4699.82 + 1362.91 -4611.84 949.322 -4485.74 548.912 -4322.55 165 -4123.62 + -199.232 -3890.61 -540.765 -3625.44 -856.77 -3330.31 -1144.63 -3007.67 + -1401.95 -2660.19 -1626.62 -2290.74 -1816.75 -1902.4 -1970.79 -1498.38 + -2087.45 -1082.03 -2165.76 -656.792 -2205.08 -226.194 -2205.08 206.194 + -2165.76 636.792 -2087.45 1062.03 -1970.79 1478.38 -1816.75 1882.4 + -1626.62 2270.74 -1401.95 2640.19 -1144.63 2987.67 -856.77 3310.31 + -540.765 3605.44 -199.232 3870.61 165 4103.62 548.912 4302.55 + 949.322 4465.74 1362.91 4591.84 1786.26 4679.82 2215.85 4728.93 + 2648.12 4738.77 3079.51 4709.26 3506.42 4640.65 3925.32 4533.5 + 4332.74 4388.7 4725.31 4207.45 5099.77 3991.26 5453.02 3741.91 + 5782.13 3461.47 6084.37 3152.27 6357.25 2816.86 6598.49 2458.02 + 6806.11 2078.74 6978.37 1682.15 7113.86 1271.54 7211.44 850.302 + 7270.32 421.941 7290 -10)) + (outline (path signal 50 -2460 4990 -2460 -5010)) + (outline (path signal 50 -2460 4990 7540 4990)) + (outline (path signal 50 7540 -5010 -2460 -5010)) + (outline (path signal 50 7540 -5010 7540 4990)) + (outline (path signal 100 5440 -3940 5310 -3790)) + (outline (path signal 100 5620 -4020 5440 -3940)) + (outline (path signal 100 5910 -4060 5620 -4020)) + (outline (path signal 100 6200 -3980 5910 -4060)) + (outline (path signal 100 6340 -2740 6460 -2880)) + (outline (path signal 100 6420 -3810 6200 -3980)) + (outline (path signal 100 6460 -2880 6550 -3040)) + (outline (path signal 100 6550 -3040 6600 -3290)) + (outline (path signal 100 6570 -3550 6420 -3810)) + (outline (path signal 100 6600 -3290 6570 -3550)) + (outline (path signal 100 7250 0 7230.53 -427.394 7172.27 -851.246 7075.71 -1268.05 + 6941.65 -1674.34 6771.2 -2066.75 6565.77 -2442.05 6327.07 -2797.1 + 6057.06 -3128.98 5758 -3434.93 5432.35 -3712.42 5082.82 -3959.14 + 4712.31 -4173.06 4323.87 -4352.4 3920.74 -4495.67 3506.24 -4601.69 + 3083.83 -4669.59 2656.99 -4698.78 2229.26 -4689.04 1804.19 -4640.45 + 1385.3 -4553.4 976.066 -4428.63 579.87 -4267.15 200 -4070.32 + -160.398 -3839.76 -498.336 -3577.38 -811.015 -3285.36 -1095.84 -2966.11 + -1350.46 -2622.29 -1572.76 -2256.74 -1760.89 -1872.48 -1913.31 -1472.72 + -2028.74 -1060.74 -2106.22 -639.983 -2145.13 -213.919 -2145.13 213.919 + -2106.22 639.983 -2028.74 1060.74 -1913.31 1472.72 -1760.89 1872.48 + -1572.76 2256.74 -1350.46 2622.29 -1095.84 2966.11 -811.015 3285.36 + -498.336 3577.38 -160.398 3839.76 200 4070.32 579.87 4267.15 + 976.066 4428.63 1385.3 4553.4 1804.19 4640.45 2229.26 4689.04 + 2656.99 4698.78 3083.83 4669.59 3506.24 4601.69 3920.74 4495.67 + 4323.87 4352.4 4712.31 4173.06 5082.82 3959.14 5432.35 3712.42 + 5758 3434.93 6057.06 3128.98 6327.07 2797.1 6565.77 2442.05 + 6771.2 2066.75 6941.65 1674.34 7075.71 1268.05 7172.27 851.246 + 7230.53 427.394 7250 0)) + (pin Round[A]Pad_2000_um 1 0 0) + (pin Round[A]Pad_2000_um 2 5080 -10) + ) + (image Library:TB9051FTG + (outline (path signal 100 -12700 12700 12700 12700 12700 -12700 -12700 -12700)) + (pin Round[A]Pad_3048_um 0 -10160 10160) + (pin Round[A]Pad_3048_um 0@1 10160 10160) + (pin Round[A]Pad_1778_um 1 -3810 11430) + (pin Round[A]Pad_1778_um 2 -1270 11430) + (pin Round[A]Pad_1778_um 3 1270 11430) + (pin Round[A]Pad_1778_um 4 3810 11430) + (pin Round[A]Pad_1778_um 5 -11430 -11430) + (pin Round[A]Pad_1778_um 6 -8890 -11430) + (pin Round[A]Pad_1778_um 7 -6350 -11430) + (pin Round[A]Pad_1778_um 8 -3810 -11430) + (pin Round[A]Pad_1778_um 9 -1270 -11430) + (pin Round[A]Pad_1778_um 10 1270 -11430) + (pin Round[A]Pad_1778_um 11 3810 -11430) + (pin Round[A]Pad_1778_um 12 6350 -11430) + (pin Round[A]Pad_1778_um 13 8890 -11430) + (pin Round[A]Pad_1778_um 14 11430 -11430) + ) + (image "Diode_SMD:D_MELF-RM10_Universal_Handsoldering" + (outline (path signal 120 -6410 1610 -6410 -1610)) + (outline (path signal 120 -6410 -1610 3900 -1610)) + (outline (path signal 120 3900 1610 -6410 1610)) + (outline (path signal 50 -6400 1600 6400 1600)) + (outline (path signal 50 -6400 -1600 -6400 1600)) + (outline (path signal 50 6400 1600 6400 -1600)) + (outline (path signal 50 6400 -1600 -6400 -1600)) + (outline (path signal 100 -2600 1300 -2600 -1300)) + (outline (path signal 100 -2600 -1300 2600 -1300)) + (outline (path signal 100 -649.44 799.08 -649.44 -801.12)) + (outline (path signal 100 -649.44 -1.02 -1551.14 -1.02)) + (outline (path signal 100 -649.44 -1.02 501.18 799.08)) + (outline (path signal 100 -649.44 -1.02 501.18 -750.32)) + (outline (path signal 100 501.18 -1.02 1499.4 -1.02)) + (outline (path signal 100 501.18 -750.32 501.18 799.08)) + (outline (path signal 100 2600 1300 -2600 1300)) + (outline (path signal 100 2600 -1300 2600 1300)) + (pin RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 1 -5000 0) + (pin RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 (rotate 180) 2 5000 0) + ) + (image "Library:pololu-U1V10F5" + (outline (path signal 100 -4445 5715 4445 5715 4445 -5715 -4445 -5715)) + (pin Round[A]Pad_1778_um 1 -2540 -4445) + (pin Round[A]Pad_1778_um 2 0 -4445) + (pin Round[A]Pad_1778_um 3 2540 -4445) + ) + (padstack Round[A]Pad_1300_um + (shape (circle F.Cu 1300)) + (shape (circle B.Cu 1300)) + (attach off) + ) + (padstack Round[T]Pad_1500_um + (shape (circle F.Cu 1500)) + (attach off) + ) + (padstack Round[A]Pad_1524_um + (shape (circle F.Cu 1524)) + (shape (circle B.Cu 1524)) + (attach off) + ) + (padstack Round[A]Pad_1600_um + (shape (circle F.Cu 1600)) + (shape (circle B.Cu 1600)) + (attach off) + ) + (padstack Round[A]Pad_1778_um + (shape (circle F.Cu 1778)) + (shape (circle B.Cu 1778)) + (attach off) + ) + (padstack Round[A]Pad_1800_um + (shape (circle F.Cu 1800)) + (shape (circle B.Cu 1800)) + (attach off) + ) + (padstack Round[A]Pad_2000_um + (shape (circle F.Cu 2000)) + (shape (circle B.Cu 2000)) + (attach off) + ) + (padstack Round[A]Pad_2794_um + (shape (circle F.Cu 2794)) + (shape (circle B.Cu 2794)) + (attach off) + ) + (padstack Round[A]Pad_3048_um + (shape (circle F.Cu 3048)) + (shape (circle B.Cu 3048)) + (attach off) + ) + (padstack Round[A]Pad_3800_um + (shape (circle F.Cu 3800)) + (shape (circle B.Cu 3800)) + (attach off) + ) + (padstack Round[A]Pad_6000_um + (shape (circle F.Cu 6000)) + (shape (circle B.Cu 6000)) + (attach off) + ) + (padstack Oval[A]Pad_1000x1000_um + (shape (path F.Cu 1000 0 0 0 0)) + (shape (path B.Cu 1000 0 0 0 0)) + (attach off) + ) + (padstack Oval[A]Pad_1600x1600_um + (shape (path F.Cu 1600 0 0 0 0)) + (shape (path B.Cu 1600 0 0 0 0)) + (attach off) + ) + (padstack RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 + (shape (polygon F.Cu 0 -1150.95 1100 -1131.85 1196.04 -1077.45 1277.45 -996.035 1331.85 + -899.999 1350.95 3100 1350.95 3196.03 1331.85 3277.45 1277.45 + 3331.85 1196.04 3350.95 1100 3350.95 -1100 3331.85 -1196.04 + 3277.45 -1277.45 3196.03 -1331.85 3100 -1350.95 -900 -1350.95 + -996.035 -1331.85 -1077.45 -1277.45 -1131.85 -1196.04 -1150.95 -1100 + -1150.95 1100)) + (shape (polygon B.Cu 0 -1150.95 1100 -1131.85 1196.04 -1077.45 1277.45 -996.035 1331.85 + -899.999 1350.95 3100 1350.95 3196.03 1331.85 3277.45 1277.45 + 3331.85 1196.04 3350.95 1100 3350.95 -1100 3331.85 -1196.04 + 3277.45 -1277.45 3196.03 -1331.85 3100 -1350.95 -900 -1350.95 + -996.035 -1331.85 -1077.45 -1277.45 -1131.85 -1196.04 -1150.95 -1100 + -1150.95 1100)) + (attach off) + ) + (padstack RoundRect[A]Pad_6000x6000_1505.71_um_0.000000_0 + (shape (polygon F.Cu 0 -3005.71 1500 -2990.77 1711.56 -2937.53 1947.95 -2847.06 2172.75 + -2721.7 2380.12 -2564.7 2564.7 -2380.12 2721.7 -2172.75 2847.06 + -1947.95 2937.53 -1711.56 2990.77 -1500 3005.71 1500 3005.71 + 1711.56 2990.77 1947.95 2937.53 2172.75 2847.06 2380.12 2721.7 + 2564.7 2564.7 2721.7 2380.12 2847.06 2172.75 2937.53 1947.95 + 2990.77 1711.56 3005.71 1500 3005.71 -1500 2990.77 -1711.56 + 2937.53 -1947.95 2847.06 -2172.75 2721.7 -2380.12 2564.7 -2564.7 + 2380.12 -2721.7 2172.75 -2847.06 1947.95 -2937.53 1711.56 -2990.77 + 1500 -3005.71 -1500 -3005.71 -1711.56 -2990.77 -1947.95 -2937.53 + -2172.75 -2847.06 -2380.12 -2721.7 -2564.7 -2564.7 -2721.7 -2380.12 + -2847.06 -2172.75 -2937.53 -1947.95 -2990.77 -1711.56 -3005.71 -1500 + -3005.71 1500)) + (shape (polygon B.Cu 0 -3005.71 1500 -2990.77 1711.56 -2937.53 1947.95 -2847.06 2172.75 + -2721.7 2380.12 -2564.7 2564.7 -2380.12 2721.7 -2172.75 2847.06 + -1947.95 2937.53 -1711.56 2990.77 -1500 3005.71 1500 3005.71 + 1711.56 2990.77 1947.95 2937.53 2172.75 2847.06 2380.12 2721.7 + 2564.7 2564.7 2721.7 2380.12 2847.06 2172.75 2937.53 1947.95 + 2990.77 1711.56 3005.71 1500 3005.71 -1500 2990.77 -1711.56 + 2937.53 -1947.95 2847.06 -2172.75 2721.7 -2380.12 2564.7 -2564.7 + 2380.12 -2721.7 2172.75 -2847.06 1947.95 -2937.53 1711.56 -2990.77 + 1500 -3005.71 -1500 -3005.71 -1711.56 -2990.77 -1947.95 -2937.53 + -2172.75 -2847.06 -2380.12 -2721.7 -2564.7 -2564.7 -2721.7 -2380.12 + -2847.06 -2172.75 -2937.53 -1947.95 -2990.77 -1711.56 -3005.71 -1500 + -3005.71 1500)) + (attach off) + ) + (padstack Rect[T]Pad_2300x1300_um + (shape (rect F.Cu -1150 -650 1150 650)) + (attach off) + ) + (padstack Rect[T]Pad_3000x2000_um + (shape (rect F.Cu -1500 -1000 1500 1000)) + (attach off) + ) + (padstack Rect[A]Pad_3800x3800_um + (shape (rect F.Cu -1900 -1900 1900 1900)) + (shape (rect B.Cu -1900 -1900 1900 1900)) + (attach off) + ) + (padstack Rect[A]Pad_1000x1000_um + (shape (rect F.Cu -500 -500 500 500)) + (shape (rect B.Cu -500 -500 500 500)) + (attach off) + ) + (padstack Rect[A]Pad_1300x1300_um + (shape (rect F.Cu -650 -650 650 650)) + (shape (rect B.Cu -650 -650 650 650)) + (attach off) + ) + (padstack Rect[A]Pad_1600x1600_um + (shape (rect F.Cu -800 -800 800 800)) + (shape (rect B.Cu -800 -800 800 800)) + (attach off) + ) + (padstack Rect[A]Pad_1800x1800_um + (shape (rect F.Cu -900 -900 900 900)) + (shape (rect B.Cu -900 -900 900 900)) + (attach off) + ) + (padstack "Via[0-1]_600:300_um" + (shape (circle F.Cu 600)) + (shape (circle B.Cu 600)) + (attach off) + ) + ) + (network + (net "Net-(D1-A)" + (pins D7-1 D4-2 D1-2) + ) + (net "Net-(D1-K)" + (pins IR_controller1-12 D1-1) + ) + (net "Net-(D2-A)" + (pins IR_controller1-13 D2-2) + ) + (net "Net-(D2-K)" + (pins U2-screw U2-screw@1 D29-1 D9-2 D5-1 D3-1 D2-1) + ) + (net "Net-(D3-A)" + (pins IR_controller2-13 D3-2) + ) + (net "Net-(D4-K)" + (pins IR_controller2-12 D4-1) + ) + (net "Net-(D5-A)" + (pins U2-17 D5-2) + ) + (net "Net-(D6-K)" + (pins U2-16 D6-1) + ) + (net "Net-(D28-A)" + (pins D28-2 D8-1 D6-2) + ) + (net 3v3 + (pins D21-1 D7-2) + ) + (net 5v + (pins D20-1 D8-2) + ) + (net gnd + (pins D22-2 D9-1) + ) + (net "Net-(D10-K)" + (pins F1-2 D10-1) + ) + (net "Net-(D10-A)" + (pins xt2-2 xt1-2 D10-2) + ) + (net "Net-(D11-A)" + (pins DR3-0 DR3-0@1 DR3-6 DR2-0 DR2-0@1 DR2-6 DR1-0 DR1-0@1 DR1-6 D27-2 D26-1 + D13-1 D11-2) + ) + (net "Net-(D11-K)" + (pins xt2-1 xt1-1 D11-1) + ) + (net "Net-(3V3_conv1-VIN)" + (pins D12-1 5V_conv1-3 3V3_conv1-3) + ) + (net "Net-(D12-A)" + (pins F1-1 DR3-1 DR2-1 DR1-1 D25-2 D12-2) + ) + (net "Net-(D13-A)" + (pins D24-1 D22-1 D19-1 D13-2) + ) + (net "Net-(5V_conv1-VOUT)" + (pins D14-2) + ) + (net "Net-(D14-K)" + (pins M3-4 M2-4 M1-4 DR3-7 DR2-7 DR1-7 D23-2 D20-2 D18-2 D14-1) + ) + (net "Net-(3V3_conv1-VOUT)" + (pins D15-2) + ) + (net "Net-(D15-K)" + (pins D21-2 D15-1) + ) + (net 5V + (pins D23-1 D16-2) + ) + (net "Net-(D16-K)" + (pins PR8-1 PR7-1 PR6-1 PR5-1 PR4-1 PR3-1 PR2-1 PR1-1 D16-1) + ) + (net GND + (pins D26-2 D24-2 D17-1) + ) + (net "Net-(D17-A)" + (pins LED12-1 LED11-1 LED10-1 LED9-1 LED8-1 LED7-1 LED6-1 LED5-1 LED4-1 LED3-1 + LED2-1 LED1-1 D17-2 10K_8-2 10K_7-2 10K_6-2 10K_5-2 10K_4-2 10K_3-2 + 10K_2-2 10K_1-2) + ) + (net "Net-(D18-K)" + (pins teensy1-48 D18-1) + ) + (net "Net-(D19-A)" + (pins teensy1-47 D19-2) + ) + (net 12V + (pins D25-1) + ) + (net "Net-(D27-K)" + (pins M3-3 M2-3 M1-3 DR3-2 DR2-2 DR1-2 D27-1) + ) + (net "Net-(D28-K)" + (pins R16-2 R15-2 R14-2 R13-2 R12-2 R11-2 R10-2 R9-2 R8-2 R7-2 R6-2 R5-2 R4-2 + R3-2 R2-2 R1-2 D28-1) + ) + (net "Net-(D29-A)" + (pins IC16-2 IC15-2 IC14-2 IC13-2 IC12-2 IC11-2 IC10-2 IC9-2 IC8-2 IC7-2 IC6-2 + IC5-2 IC4-2 IC3-2 IC2-2 IC1-2 D29-2) + ) + (net "Net-(LED1-RA)" + (pins LED1-2 220_1-1) + ) + (net "Net-(LED1-GA)" + (pins LED1-3 220_2-1) + ) + (net "Net-(LED1-BA)" + (pins LED1-4 220_3-1) + ) + (net "Net-(LED2-BA)" + (pins LED2-4 220_6-1) + ) + (net "Net-(LED2-RA)" + (pins LED2-2 220_4-1) + ) + (net "Net-(LED2-GA)" + (pins LED2-3 220_5-1) + ) + (net "Net-(LED3-RA)" + (pins LED3-2 220_7-1) + ) + (net "Net-(LED3-GA)" + (pins LED3-3 220_8-1) + ) + (net "Net-(LED3-BA)" + (pins LED3-4 220_9-1) + ) + (net "Net-(LED4-BA)" + (pins LED4-4 220_12-1) + ) + (net "Net-(LED4-GA)" + (pins LED4-3 220_11-1) + ) + (net "Net-(LED4-RA)" + (pins LED4-2 220_10-1) + ) + (net "Net-(LED5-BA)" + (pins LED5-4 220_15-1) + ) + (net "Net-(LED5-RA)" + (pins LED5-2 220_13-1) + ) + (net "Net-(LED5-GA)" + (pins LED5-3 220_14-1) + ) + (net "Net-(LED6-BA)" + (pins LED6-4 220_18-1) + ) + (net "Net-(LED6-GA)" + (pins LED6-3 220_17-1) + ) + (net "Net-(LED6-RA)" + (pins LED6-2 220_16-1) + ) + (net "Net-(LED7-GA)" + (pins LED7-3 220_20-1) + ) + (net "Net-(LED7-BA)" + (pins LED7-4 220_21-1) + ) + (net "Net-(LED7-RA)" + (pins LED7-2 220_19-1) + ) + (net "Net-(LED8-GA)" + (pins LED8-3 220_23-1) + ) + (net "Net-(LED8-RA)" + (pins LED8-2 220_22-1) + ) + (net "Net-(LED8-BA)" + (pins LED8-4 220_24-1) + ) + (net "Net-(LED9-GA)" + (pins LED9-3 220_26-1) + ) + (net "Net-(LED9-RA)" + (pins LED9-2 220_25-1) + ) + (net "Net-(LED9-BA)" + (pins LED9-4 220_27-1) + ) + (net "Net-(LED10-GA)" + (pins LED10-3 220_29-1) + ) + (net "Net-(LED10-BA)" + (pins LED10-4 220_30-1) + ) + (net "Net-(LED10-RA)" + (pins LED10-2 220_28-1) + ) + (net "Net-(LED11-BA)" + (pins LED11-4 220_33-1) + ) + (net "Net-(LED11-GA)" + (pins LED11-3 220_32-1) + ) + (net "Net-(LED11-RA)" + (pins LED11-2 220_31-1) + ) + (net "Net-(LED12-GA)" + (pins LED12-3 220_35-1) + ) + (net "Net-(LED12-BA)" + (pins LED12-4 220_36-1) + ) + (net "Net-(LED12-RA)" + (pins LED12-2 220_34-1) + ) + (net pr1 + (pins teensy1-35 PR1-2 10K_1-1) + ) + (net pr2 + (pins teensy1-33 PR2-2 10K_2-1) + ) + (net pr3 + (pins teensy1-32 PR3-2 10K_3-1) + ) + (net pr4 + (pins teensy1-31 PR4-2 10K_4-1) + ) + (net pr5 + (pins teensy1-30 PR5-2 10K_5-1) + ) + (net pr6 + (pins teensy1-29 PR6-2 10K_6-1) + ) + (net pr7 + (pins teensy1-28 PR7-2 10K_7-1) + ) + (net pr8 + (pins teensy1-27 PR8-2 10K_8-1) + ) + (net "Net-(IC1-VS)" + (pins R1-1 IC1-3) + ) + (net "Net-(IC2-VS)" + (pins R2-1 IC2-3) + ) + (net "Net-(IC3-VS)" + (pins R3-1 IC3-3) + ) + (net "Net-(IC4-VS)" + (pins R4-1 IC4-3) + ) + (net "Net-(IC5-VS)" + (pins R5-1 IC5-3) + ) + (net "Net-(IC6-VS)" + (pins R6-1 IC6-3) + ) + (net "Net-(IC7-VS)" + (pins R7-1 IC7-3) + ) + (net "Net-(IC8-VS)" + (pins R8-1 IC8-3) + ) + (net "Net-(IC9-VS)" + (pins R9-1 IC9-3) + ) + (net "Net-(IC10-VS)" + (pins R10-1 IC10-3) + ) + (net "Net-(IC11-VS)" + (pins R11-1 IC11-3) + ) + (net "Net-(IC12-VS)" + (pins R12-1 IC12-3) + ) + (net "Net-(IC13-VS)" + (pins R13-1 IC13-3) + ) + (net "Net-(IC14-VS)" + (pins R14-1 IC14-3) + ) + (net "Net-(IC15-VS)" + (pins R15-1 IC15-3) + ) + (net "Net-(IC16-VS)" + (pins R16-1 IC16-3) + ) + (net "Net-(Q3-C)" + (pins 220_34-2 220_31-2 220_28-2 220_25-2 220_22-2 220_19-2 220_16-2 + 220_13-2 220_10-2 220_7-2 220_4-2 220_1-2) + ) + (net "Net-(Q2-C)" + (pins 220_35-2 220_32-2 220_29-2 220_26-2 220_23-2 220_20-2 220_17-2 + 220_14-2 220_11-2 220_8-2 220_5-2 220_2-2) + ) + (net "Net-(Q1-E)" + (pins 220_36-2 220_33-2 220_30-2 220_27-2 220_24-2 220_21-2 220_18-2 + 220_15-2 220_12-2 220_9-2 220_6-2 220_3-2) + ) + (net "Net-(IC1-OUT)" + (pins IR_controller1-1 IC1-1) + ) + (net "Net-(IC2-OUT)" + (pins IR_controller1-2 IC2-1) + ) + (net "unconnected-(IC3-OUT-Pad1)" + (pins IC3-1) + ) + (net "Net-(IC4-OUT)" + (pins IR_controller1-3 IC4-1) + ) + (net "Net-(IC5-OUT)" + (pins IR_controller1-4 IC5-1) + ) + (net "Net-(IC6-OUT)" + (pins IR_controller1-5 IC6-1) + ) + (net "Net-(IC7-OUT)" + (pins IR_controller1-6 IC7-1) + ) + (net "Net-(IC8-OUT)" + (pins IR_controller1-9 IC8-1) + ) + (net "Net-(IC9-OUT)" + (pins IR_controller2-1 IC9-1) + ) + (net "Net-(IC10-OUT)" + (pins IR_controller2-2 IC10-1) + ) + (net "unconnected-(IC11-OUT-Pad1)" + (pins IC11-1) + ) + (net "Net-(IC12-OUT)" + (pins IR_controller2-3 IC12-1) + ) + (net "Net-(IC13-OUT)" + (pins IR_controller2-4 IC13-1) + ) + (net "Net-(IC14-OUT)" + (pins IR_controller2-5 IC14-1) + ) + (net "Net-(IC15-OUT)" + (pins IR_controller2-6 IC15-1) + ) + (net "Net-(IC16-OUT)" + (pins IR_controller2-9 IC16-1) + ) + (net rx2 + (pins teensy1-9 IR_controller1-7) + ) + (net "unconnected-(IR_controller1-5V-Pad15)" + (pins IR_controller1-15) + ) + (net "unconnected-(IR_controller1-RESET-Pad19)" + (pins IR_controller1-19) + ) + (net "unconnected-(IR_controller1-PA31_SWDIO-Pad17)" + (pins IR_controller1-17) + ) + (net "unconnected-(IR_controller1-PA5_A9_D9_MISO-Pad10)" + (pins IR_controller1-10) + ) + (net "unconnected-(IR_controller1-5V-Pad14)" + (pins IR_controller1-14) + ) + (net "unconnected-(IR_controller1-GND-Pad20)" + (pins IR_controller1-20) + ) + (net "unconnected-(IR_controller1-PA30_SWCLK-Pad18)" + (pins IR_controller1-18) + ) + (net "unconnected-(IR_controller1-PA6_A10_D10_MOSI-Pad11)" + (pins IR_controller1-11) + ) + (net tx2 + (pins teensy1-10 IR_controller1-8) + ) + (net "unconnected-(IR_controller1-GND-Pad16)" + (pins IR_controller1-16) + ) + (net "unconnected-(IR_controller2-PA5_A9_D9_MISO-Pad10)" + (pins IR_controller2-10) + ) + (net "unconnected-(IR_controller2-5V-Pad14)" + (pins IR_controller2-14) + ) + (net "unconnected-(IR_controller2-PA31_SWDIO-Pad17)" + (pins IR_controller2-17) + ) + (net "unconnected-(IR_controller2-RESET-Pad19)" + (pins IR_controller2-19) + ) + (net "unconnected-(IR_controller2-PA6_A10_D10_MOSI-Pad11)" + (pins IR_controller2-11) + ) + (net rx3 + (pins teensy1-37 IR_controller2-7) + ) + (net "unconnected-(IR_controller2-5V-Pad15)" + (pins IR_controller2-15) + ) + (net tx3 + (pins teensy1-36 IR_controller2-8) + ) + (net "unconnected-(IR_controller2-GND-Pad20)" + (pins IR_controller2-20) + ) + (net "unconnected-(IR_controller2-PA30_SWCLK-Pad18)" + (pins IR_controller2-18) + ) + (net "unconnected-(IR_controller2-GND-Pad16)" + (pins IR_controller2-16) + ) + (net BLAUW + (pins teensy1-38 R17-2) + ) + (net "Net-(Q1-B)" + (pins R17-1) + ) + (net "Net-(Q2-B)" + (pins R18-1) + ) + (net GROEN + (pins teensy1-25 R18-2) + ) + (net "Net-(Q3-B)" + (pins R19-1) + ) + (net ROOD + (pins teensy1-26 R19-2) + ) + (net "Net-(DR2-EN)" + (pins teensy1-14 DR2-9) + ) + (net "unconnected-(teensy1-20_A6_TX5_LRCLK1-Pad42)" + (pins teensy1-42) + ) + (net "Net-(DR2-PWM2)" + (pins teensy1-12 DR2-11) + ) + (net "Net-(DR2-ENB)" + (pins teensy1-13 DR2-10) + ) + (net "unconnected-(teensy1-GND-Pad1)" + (pins teensy1-1) + ) + (net "unconnected-(teensy1-PROGRAM-Pad53)" + (pins teensy1-53) + ) + (net "Net-(DR2-PWM1)" + (pins teensy1-11 DR2-12) + ) + (net "unconnected-(teensy1-18_A4_SDA-Pad40)" + (pins teensy1-40) + ) + (net "unconnected-(teensy1-R+-Pad60)" + (pins teensy1-60) + ) + (net "unconnected-(teensy1-GND-Pad52)" + (pins teensy1-52) + ) + (net "unconnected-(teensy1-ON_OFF-Pad54)" + (pins teensy1-54) + ) + (net "Net-(M2-B_out)" + (pins teensy1-21 M2-6) + ) + (net "unconnected-(teensy1-R--Pad65)" + (pins teensy1-65) + ) + (net "Net-(M3-A_out)" + (pins teensy1-24 M3-5) + ) + (net "Net-(DR3-ENB)" + (pins teensy1-7 DR3-10) + ) + (net "unconnected-(teensy1-GND-Pad59)" + (pins teensy1-59) + ) + (net "Net-(DR3-PWM1)" + (pins teensy1-5 DR3-12) + ) + (net "unconnected-(teensy1-D--Pad56)" + (pins teensy1-56) + ) + (net "Net-(DR1-PWM1)" + (pins teensy1-16 DR1-12) + ) + (net "unconnected-(teensy1-19_A5_SCL-Pad41)" + (pins teensy1-41) + ) + (net "unconnected-(teensy1-5V-Pad55)" + (pins teensy1-55) + ) + (net "Net-(M1-A_out)" + (pins teensy1-20 M1-5) + ) + (net "unconnected-(teensy1-VUSB-Pad49)" + (pins teensy1-49) + ) + (net soft_power_sw + (pins teensy1-4) + ) + (net "unconnected-(teensy1-D--Pad66)" + (pins teensy1-66) + ) + (net "unconnected-(teensy1-21_A7_RX5_BCLK1-Pad43)" + (pins teensy1-43) + ) + (net "Net-(M3-B_out)" + (pins teensy1-23 M3-6) + ) + (net "Net-(M1-B_out)" + (pins teensy1-45 M1-6) + ) + (net rx1 + (pins U2-3 teensy1-2) + ) + (net "Net-(DR1-PWM2)" + (pins teensy1-17 DR1-11) + ) + (net "unconnected-(teensy1-22_A8_CTX1-Pad44)" + (pins teensy1-44) + ) + (net tx1 + (pins U2-2 teensy1-3) + ) + (net "unconnected-(teensy1-3V3-Pad15)" + (pins teensy1-15) + ) + (net "unconnected-(teensy1-3V3-Pad46)" + (pins teensy1-46) + ) + (net "Net-(DR3-PWM2)" + (pins teensy1-6 DR3-11) + ) + (net "unconnected-(teensy1-T--Pad62)" + (pins teensy1-62) + ) + (net "unconnected-(teensy1-T+-Pad63)" + (pins teensy1-63) + ) + (net "Net-(DR3-EN)" + (pins teensy1-8 DR3-9) + ) + (net "unconnected-(teensy1-GND-Pad58)" + (pins teensy1-58) + ) + (net "Net-(DR1-ENB)" + (pins teensy1-18 DR1-10) + ) + (net "unconnected-(teensy1-D+-Pad57)" + (pins teensy1-57) + ) + (net "unconnected-(teensy1-3V3-Pad51)" + (pins teensy1-51) + ) + (net "unconnected-(teensy1-GND-Pad64)" + (pins teensy1-64) + ) + (net "Net-(DR1-EN)" + (pins teensy1-19 DR1-9) + ) + (net "unconnected-(teensy1-D+-Pad67)" + (pins teensy1-67) + ) + (net S + (pins teensy1-39) + ) + (net "Net-(M2-A_out)" + (pins teensy1-22 M2-5) + ) + (net "unconnected-(teensy1-LED-Pad61)" + (pins teensy1-61) + ) + (net "unconnected-(teensy1-GND-Pad34)" + (pins teensy1-34) + ) + (net "unconnected-(teensy1-VBAT-Pad50)" + (pins teensy1-50) + ) + (net "unconnected-(U2-p7-Pad15)" + (pins U2-15) + ) + (net "unconnected-(U2-p5{slash}SDA-Pad7)" + (pins U2-7) + ) + (net "unconnected-(U2-p4{slash}SCL-Pad6)" + (pins U2-6) + ) + (net "unconnected-(U2-p2{slash}SCLK-Pad4)" + (pins U2-4) + ) + (net "unconnected-(U2-rst-Pad10)" + (pins U2-10) + ) + (net "unconnected-(U2-p6-Pad8)" + (pins U2-8) + ) + (net "unconnected-(U2-p8-Pad14)" + (pins U2-14) + ) + (net "unconnected-(U2-boot-Pad11)" + (pins U2-11) + ) + (net "unconnected-(U2-p3{slash}SS-Pad5)" + (pins U2-5) + ) + (net "unconnected-(U2-syn-Pad12)" + (pins U2-12) + ) + (net "unconnected-(U2-3.3v-Pad9)" + (pins U2-9) + ) + (net "unconnected-(U2-p9-Pad13)" + (pins U2-13) + ) + (net "unconnected-(DR1-OCC-Pad8)" + (pins DR1-8) + ) + (net "unconnected-(DR1-DIAG-Pad14)" + (pins DR1-14) + ) + (net "unconnected-(DR1-OCM-Pad13)" + (pins DR1-13) + ) + (net "Net-(DR1-OUT1)" + (pins M1-1 DR1-4) + ) + (net "unconnected-(DR1-VM-Pad5)" + (pins DR1-5) + ) + (net "Net-(DR1-OUT2)" + (pins M1-2 DR1-3) + ) + (net "unconnected-(DR2-VM-Pad5)" + (pins DR2-5) + ) + (net "Net-(DR2-OUT1)" + (pins M2-1 DR2-4) + ) + (net "unconnected-(DR2-OCM-Pad13)" + (pins DR2-13) + ) + (net "unconnected-(DR2-OCC-Pad8)" + (pins DR2-8) + ) + (net "Net-(DR2-OUT2)" + (pins M2-2 DR2-3) + ) + (net "unconnected-(DR2-DIAG-Pad14)" + (pins DR2-14) + ) + (net "unconnected-(DR3-DIAG-Pad14)" + (pins DR3-14) + ) + (net "Net-(DR3-OUT2)" + (pins M3-2 DR3-3) + ) + (net "unconnected-(DR3-OCM-Pad13)" + (pins DR3-13) + ) + (net "unconnected-(DR3-VM-Pad5)" + (pins DR3-5) + ) + (net "Net-(DR3-OUT1)" + (pins M3-1 DR3-4) + ) + (net "unconnected-(DR3-OCC-Pad8)" + (pins DR3-8) + ) + (net "unconnected-(3V3_conv1-PG-Pad1)" + (pins 3V3_conv1-1) + ) + (net "unconnected-(3V3_conv1-EN-Pad2)" + (pins 3V3_conv1-2) + ) + (net "unconnected-(5V_conv1-EN-Pad2)" + (pins 5V_conv1-2) + ) + (net "unconnected-(5V_conv1-PG-Pad1)" + (pins 5V_conv1-1) + ) + (class kicad_default "" 12V 3v3 5V 5v BLAUW GND GROEN "Net-(3V3_conv1-VIN)" + "Net-(3V3_conv1-VOUT)" "Net-(5V_conv1-VOUT)" "Net-(D1-A)" "Net-(D1-K)" + "Net-(D10-A)" "Net-(D10-K)" "Net-(D11-A)" "Net-(D11-K)" "Net-(D12-A)" + "Net-(D13-A)" "Net-(D14-K)" "Net-(D15-K)" "Net-(D16-K)" "Net-(D17-A)" + "Net-(D18-K)" "Net-(D19-A)" "Net-(D2-A)" "Net-(D2-K)" "Net-(D27-K)" + "Net-(D28-A)" "Net-(D28-K)" "Net-(D29-A)" "Net-(D3-A)" "Net-(D4-K)" + "Net-(D5-A)" "Net-(D6-K)" "Net-(DR1-EN)" "Net-(DR1-ENB)" "Net-(DR1-OUT1)" + "Net-(DR1-OUT2)" "Net-(DR1-PWM1)" "Net-(DR1-PWM2)" "Net-(DR2-EN)" "Net-(DR2-ENB)" + "Net-(DR2-OUT1)" "Net-(DR2-OUT2)" "Net-(DR2-PWM1)" "Net-(DR2-PWM2)" + "Net-(DR3-EN)" "Net-(DR3-ENB)" "Net-(DR3-OUT1)" "Net-(DR3-OUT2)" "Net-(DR3-PWM1)" + "Net-(DR3-PWM2)" "Net-(IC1-OUT)" "Net-(IC1-VS)" "Net-(IC10-OUT)" "Net-(IC10-VS)" + "Net-(IC11-VS)" "Net-(IC12-OUT)" "Net-(IC12-VS)" "Net-(IC13-OUT)" "Net-(IC13-VS)" + "Net-(IC14-OUT)" "Net-(IC14-VS)" "Net-(IC15-OUT)" "Net-(IC15-VS)" "Net-(IC16-OUT)" + "Net-(IC16-VS)" "Net-(IC2-OUT)" "Net-(IC2-VS)" "Net-(IC3-VS)" "Net-(IC4-OUT)" + "Net-(IC4-VS)" "Net-(IC5-OUT)" "Net-(IC5-VS)" "Net-(IC6-OUT)" "Net-(IC6-VS)" + "Net-(IC7-OUT)" "Net-(IC7-VS)" "Net-(IC8-OUT)" "Net-(IC8-VS)" "Net-(IC9-OUT)" + "Net-(IC9-VS)" "Net-(LED1-BA)" "Net-(LED1-GA)" "Net-(LED1-RA)" "Net-(LED10-BA)" + "Net-(LED10-GA)" "Net-(LED10-RA)" "Net-(LED11-BA)" "Net-(LED11-GA)" + "Net-(LED11-RA)" "Net-(LED12-BA)" "Net-(LED12-GA)" "Net-(LED12-RA)" + "Net-(LED2-BA)" "Net-(LED2-GA)" "Net-(LED2-RA)" "Net-(LED3-BA)" "Net-(LED3-GA)" + "Net-(LED3-RA)" "Net-(LED4-BA)" "Net-(LED4-GA)" "Net-(LED4-RA)" "Net-(LED5-BA)" + "Net-(LED5-GA)" "Net-(LED5-RA)" "Net-(LED6-BA)" "Net-(LED6-GA)" "Net-(LED6-RA)" + "Net-(LED7-BA)" "Net-(LED7-GA)" "Net-(LED7-RA)" "Net-(LED8-BA)" "Net-(LED8-GA)" + "Net-(LED8-RA)" "Net-(LED9-BA)" "Net-(LED9-GA)" "Net-(LED9-RA)" "Net-(M1-A_out)" + "Net-(M1-B_out)" "Net-(M2-A_out)" "Net-(M2-B_out)" "Net-(M3-A_out)" + "Net-(M3-B_out)" "Net-(Q1-B)" "Net-(Q1-E)" "Net-(Q2-B)" "Net-(Q2-C)" + "Net-(Q3-B)" "Net-(Q3-C)" ROOD S gnd pr1 pr2 pr3 pr4 pr5 pr6 pr7 pr8 + rx1 rx2 rx3 soft_power_sw tx1 tx2 tx3 "unconnected-(3V3_conv1-EN-Pad2)" + "unconnected-(3V3_conv1-PG-Pad1)" "unconnected-(5V_conv1-EN-Pad2)" "unconnected-(5V_conv1-PG-Pad1)" + "unconnected-(DR1-DIAG-Pad14)" "unconnected-(DR1-OCC-Pad8)" "unconnected-(DR1-OCM-Pad13)" + "unconnected-(DR1-VM-Pad5)" "unconnected-(DR2-DIAG-Pad14)" "unconnected-(DR2-OCC-Pad8)" + "unconnected-(DR2-OCM-Pad13)" "unconnected-(DR2-VM-Pad5)" "unconnected-(DR3-DIAG-Pad14)" + "unconnected-(DR3-OCC-Pad8)" "unconnected-(DR3-OCM-Pad13)" "unconnected-(DR3-VM-Pad5)" + "unconnected-(IC11-OUT-Pad1)" "unconnected-(IC3-OUT-Pad1)" "unconnected-(IR_controller1-5V-Pad14)" + "unconnected-(IR_controller1-5V-Pad15)" "unconnected-(IR_controller1-GND-Pad16)" + "unconnected-(IR_controller1-GND-Pad20)" "unconnected-(IR_controller1-PA30_SWCLK-Pad18)" + "unconnected-(IR_controller1-PA31_SWDIO-Pad17)" "unconnected-(IR_controller1-PA5_A9_D9_MISO-Pad10)" + "unconnected-(IR_controller1-PA6_A10_D10_MOSI-Pad11)" "unconnected-(IR_controller1-RESET-Pad19)" + "unconnected-(IR_controller2-5V-Pad14)" "unconnected-(IR_controller2-5V-Pad15)" + "unconnected-(IR_controller2-GND-Pad16)" "unconnected-(IR_controller2-GND-Pad20)" + "unconnected-(IR_controller2-PA30_SWCLK-Pad18)" "unconnected-(IR_controller2-PA31_SWDIO-Pad17)" + "unconnected-(IR_controller2-PA5_A9_D9_MISO-Pad10)" "unconnected-(IR_controller2-PA6_A10_D10_MOSI-Pad11)" + "unconnected-(IR_controller2-RESET-Pad19)" "unconnected-(U2-3.3v-Pad9)" + "unconnected-(U2-boot-Pad11)" "unconnected-(U2-p2{slash}SCLK-Pad4)" + "unconnected-(U2-p3{slash}SS-Pad5)" "unconnected-(U2-p4{slash}SCL-Pad6)" + "unconnected-(U2-p5{slash}SDA-Pad7)" "unconnected-(U2-p6-Pad8)" "unconnected-(U2-p7-Pad15)" + "unconnected-(U2-p8-Pad14)" "unconnected-(U2-p9-Pad13)" "unconnected-(U2-rst-Pad10)" + "unconnected-(U2-syn-Pad12)" "unconnected-(teensy1-18_A4_SDA-Pad40)" + "unconnected-(teensy1-19_A5_SCL-Pad41)" "unconnected-(teensy1-20_A6_TX5_LRCLK1-Pad42)" + "unconnected-(teensy1-21_A7_RX5_BCLK1-Pad43)" "unconnected-(teensy1-22_A8_CTX1-Pad44)" + "unconnected-(teensy1-3V3-Pad15)" "unconnected-(teensy1-3V3-Pad46)" + "unconnected-(teensy1-3V3-Pad51)" "unconnected-(teensy1-5V-Pad55)" "unconnected-(teensy1-D+-Pad57)" + "unconnected-(teensy1-D+-Pad67)" "unconnected-(teensy1-D--Pad56)" "unconnected-(teensy1-D--Pad66)" + "unconnected-(teensy1-GND-Pad1)" "unconnected-(teensy1-GND-Pad34)" "unconnected-(teensy1-GND-Pad52)" + "unconnected-(teensy1-GND-Pad58)" "unconnected-(teensy1-GND-Pad59)" + "unconnected-(teensy1-GND-Pad64)" "unconnected-(teensy1-LED-Pad61)" + "unconnected-(teensy1-ON_OFF-Pad54)" "unconnected-(teensy1-PROGRAM-Pad53)" + "unconnected-(teensy1-R+-Pad60)" "unconnected-(teensy1-R--Pad65)" "unconnected-(teensy1-T+-Pad63)" + "unconnected-(teensy1-T--Pad62)" "unconnected-(teensy1-VBAT-Pad50)" + "unconnected-(teensy1-VUSB-Pad49)" + (circuit + (use_via Via[0-1]_600:300_um) + ) + (rule + (width 200) + (clearance 200) + ) + ) + ) + (wiring + ) +) |