summaryrefslogtreecommitdiff
path: root/pcb/pcb.kicad_pcb
diff options
context:
space:
mode:
authorabel <71026016+ableTI@users.noreply.github.com>2024-05-03 10:38:00 +0200
committerGitHub <noreply@github.com>2024-05-03 10:38:00 +0200
commit7ad987cb0f3817a1adba14d9bf6fa71cac0cac41 (patch)
treed14ea06df397a9dd8d888fe7d6959cb5967c2d3f /pcb/pcb.kicad_pcb
parent8a3a39a40ff5a0c2e3810c194e0c89319d0c8e97 (diff)
downloadrobotica-7ad987cb0f3817a1adba14d9bf6fa71cac0cac41.tar.gz
robotica-7ad987cb0f3817a1adba14d9bf6fa71cac0cac41.zip
Add files via upload
Diffstat (limited to 'pcb/pcb.kicad_pcb')
-rw-r--r--pcb/pcb.kicad_pcb104
1 files changed, 103 insertions, 1 deletions
diff --git a/pcb/pcb.kicad_pcb b/pcb/pcb.kicad_pcb
index 02c8ecb..382f42d 100644
--- a/pcb/pcb.kicad_pcb
+++ b/pcb/pcb.kicad_pcb
@@ -1 +1,103 @@
-(kicad_pcb (version 4) (host kicad "dummy file") )
+(kicad_pcb (version 20171130) (host pcbnew 5.1.9+dfsg1-1+deb11u1)
+
+ (general
+ (thickness 1.6)
+ (drawings 0)
+ (tracks 0)
+ (zones 0)
+ (modules 0)
+ (nets 1)
+ )
+
+ (page A4)
+ (layers
+ (0 F.Cu signal)
+ (31 B.Cu signal)
+ (32 B.Adhes user)
+ (33 F.Adhes user)
+ (34 B.Paste user)
+ (35 F.Paste user)
+ (36 B.SilkS user)
+ (37 F.SilkS user)
+ (38 B.Mask user)
+ (39 F.Mask user)
+ (40 Dwgs.User user)
+ (41 Cmts.User user)
+ (42 Eco1.User user)
+ (43 Eco2.User user)
+ (44 Edge.Cuts user)
+ (45 Margin user)
+ (46 B.CrtYd user)
+ (47 F.CrtYd user)
+ (48 B.Fab user)
+ (49 F.Fab user)
+ )
+
+ (setup
+ (last_trace_width 0.25)
+ (trace_clearance 0.2)
+ (zone_clearance 0.508)
+ (zone_45_only no)
+ (trace_min 0.2)
+ (via_size 0.8)
+ (via_drill 0.4)
+ (via_min_size 0.4)
+ (via_min_drill 0.3)
+ (uvia_size 0.3)
+ (uvia_drill 0.1)
+ (uvias_allowed no)
+ (uvia_min_size 0.2)
+ (uvia_min_drill 0.1)
+ (edge_width 0.05)
+ (segment_width 0.2)
+ (pcb_text_width 0.3)
+ (pcb_text_size 1.5 1.5)
+ (mod_edge_width 0.12)
+ (mod_text_size 1 1)
+ (mod_text_width 0.15)
+ (pad_size 1.524 1.524)
+ (pad_drill 0.762)
+ (pad_to_mask_clearance 0)
+ (aux_axis_origin 0 0)
+ (visible_elements FFFFFF7F)
+ (pcbplotparams
+ (layerselection 0x010fc_ffffffff)
+ (usegerberextensions false)
+ (usegerberattributes true)
+ (usegerberadvancedattributes true)
+ (creategerberjobfile true)
+ (excludeedgelayer true)
+ (linewidth 0.100000)
+ (plotframeref false)
+ (viasonmask false)
+ (mode 1)
+ (useauxorigin false)
+ (hpglpennumber 1)
+ (hpglpenspeed 20)
+ (hpglpendiameter 15.000000)
+ (psnegative false)
+ (psa4output false)
+ (plotreference true)
+ (plotvalue true)
+ (plotinvisibletext false)
+ (padsonsilk false)
+ (subtractmaskfromsilk false)
+ (outputformat 1)
+ (mirror false)
+ (drillshape 1)
+ (scaleselection 1)
+ (outputdirectory ""))
+ )
+
+ (net 0 "")
+
+ (net_class Default "This is the default net class."
+ (clearance 0.2)
+ (trace_width 0.25)
+ (via_dia 0.8)
+ (via_drill 0.4)
+ (uvia_dia 0.3)
+ (uvia_drill 0.1)
+ )
+
+)