summaryrefslogtreecommitdiff
path: root/PCB/aparte_pcb/midden/freerouting.dsn
diff options
context:
space:
mode:
Diffstat (limited to 'PCB/aparte_pcb/midden/freerouting.dsn')
-rw-r--r--PCB/aparte_pcb/midden/freerouting.dsn1345
1 files changed, 1345 insertions, 0 deletions
diff --git a/PCB/aparte_pcb/midden/freerouting.dsn b/PCB/aparte_pcb/midden/freerouting.dsn
new file mode 100644
index 0000000..beb9716
--- /dev/null
+++ b/PCB/aparte_pcb/midden/freerouting.dsn
@@ -0,0 +1,1345 @@
+(pcb C:\Users\Abel Tim\Documents\GitHub\robotica\PCB\aparte_pcb\midden\freerouting.dsn
+ (parser
+ (string_quote ")
+ (space_in_quoted_tokens on)
+ (host_cad "KiCad's Pcbnew")
+ (host_version "8.0.4")
+ )
+ (resolution um 10)
+ (unit um)
+ (structure
+ (layer F.Cu
+ (type signal)
+ (property
+ (index 0)
+ )
+ )
+ (layer B.Cu
+ (type signal)
+ (property
+ (index 1)
+ )
+ )
+ (boundary
+ (path pcb 0 150010 -149996 150010 -150000 150010 -150004 150004 -150010
+ 149996 -150010 149990 -150004 149990 -149996 149996 -149990
+ 150004 -149990 150010 -149996)
+ (path pcb 0 152054 -44517.5 154107 -44577.5 156159 -44677.4 158209 -44817.3
+ 160255 -44997.1 162297 -45216.6 164335 -45475.9 166367 -45774.8
+ 168394 -46113.2 170413 -46491 172424 -46908.1 174427 -47364.2
+ 176421 -47859.3 178404 -48393 180377 -48965.3 182338 -49575.9
+ 184288 -50224.5 186224 -50911 188146 -51635.1 190054 -52396.4
+ 191947 -53194.7 193823 -54029.7 195684 -54901.2 197526 -55808.6
+ 199351 -56751.8 201157 -57730.3 202944 -58743.8 204711 -59791.9
+ 206457 -60874.2 208181 -61990.3 209884 -63139.8 211564 -64322.2
+ 213220 -65537 214853 -66783.9 216460 -68062.3 218043 -69371.8
+ 219600 -70711.9 221131 -72082 222634 -73481.6 224110 -74910.3
+ 225558 -76367.4 226977 -77852.5 228367 -79364.9 229728 -80904
+ 231058 -82469.4 232357 -84060.4 233626 -85676.3 234862 -87316.7
+ 236066 -88980.8 237238 -90668 238377 -92377.8 239482 -94109.4
+ 240553 -95862.1 241590 -97635.4 242592 -99428.6 243559 -101241
+ 244491 -103072 245387 -104920 246246 -106786 247069 -108668
+ 247856 -110566 248605 -112478 249317 -114405 249991 -116346
+ 250627 -118299 251225 -120264 251785 -122241 252306 -124228
+ 252789 -126224 253232 -128230 253636 -130244 254001 -132266
+ 254327 -134294 254613 -136328 254859 -138367 255066 -140411
+ 255233 -142458 255360 -144509 255446 -146561 255493 -148615
+ 255500 -150669 255467 -152723 255394 -154776 255281 -156827
+ 255129 -158875 254936 -160920 254703 -162961 254431 -164997
+ 254119 -167028 253768 -169052 253377 -171069 252948 -173077
+ 252479 -175077 251971 -177068 251425 -179048 250840 -181017
+ 250217 -182975 249556 -184919 248857 -186851 248121 -188769
+ 247348 -190672 246537 -192560 245690 -194431 244807 -196286
+ 243888 -198123 242933 -199942 241943 -201741 240919 -203522
+ 239859 -205282 238766 -207021 237639 -208738 236479 -210433
+ 235286 -212106 234060 -213754 232803 -215379 231515 -216979
+ 230195 -218553 228845 -220101 227465 -221623 226056 -223118
+ 224618 -224585 223152 -226023 221658 -227433 220137 -228814
+ 218589 -230164 217015 -231485 215416 -232774 213792 -234032
+ 212144 -235258 210472 -236452 208778 -237613 207061 -238740
+ 205322 -239834 203563 -240895 201783 -241920 199983 -242911
+ 198165 -243866 196328 -244786 194474 -245670 192603 -246518
+ 190716 -247329 188813 -248104 186896 -248841 184964 -249540
+ 183020 -250202 181062 -250826 179094 -251412 178104 -251688
+ 177905 -251176 177473 -250166 177005 -249173 176501 -248197
+ 175962 -247240 175389 -246304 174781 -245389 174141 -244496
+ 173468 -243628 172764 -242785 172030 -241968 171267 -241178
+ 170476 -240417 169657 -239685 168812 -238984 167942 -238313
+ 167048 -237675 166131 -237070 165193 -236499 164235 -235962
+ 163258 -235461 162263 -234995 161252 -234566 160226 -234175
+ 159187 -233821 158135 -233505 157072 -233227 156000 -232989
+ 154920 -232790 153834 -232630 152742 -232510 151647 -232430
+ 150549 -232390 149451 -232390 148353 -232430 147258 -232510
+ 146166 -232630 145080 -232790 144000 -232989 142928 -233227
+ 141865 -233505 140813 -233821 139774 -234175 138748 -234566
+ 137737 -234995 136742 -235461 135765 -235962 134807 -236499
+ 133869 -237070 132952 -237675 132058 -238313 131188 -238984
+ 130343 -239685 129524 -240417 128733 -241178 127970 -241968
+ 127236 -242785 126532 -243628 125859 -244496 125219 -245389
+ 124611 -246304 124038 -247240 123499 -248197 122995 -249173
+ 122527 -250166 122095 -251176 121896 -251688 120906 -251412
+ 118938 -250826 116980 -250202 115036 -249540 113104 -248841
+ 111187 -248104 109284 -247329 107397 -246518 105526 -245670
+ 103672 -244786 101835 -243866 100017 -242911 98217.2 -241920
+ 96437.3 -240895 94677.8 -239834 92939.3 -238740 91222.3 -237613
+ 89527.7 -236452 87856 -235258 86207.8 -234032 84583.9 -232774
+ 82984.7 -231485 81410.9 -230164 79863.1 -228814 78342 -227433
+ 76848 -226023 75381.7 -224585 73943.7 -223118 72534.5 -221623
+ 71154.7 -220101 69804.8 -218553 68485.3 -216979 67196.7 -215379
+ 65939.5 -213754 64714.2 -212106 63521.2 -210433 62361 -208738
+ 61234 -207021 60140.6 -205282 59081.4 -203522 58056.5 -201741
+ 57066.6 -199942 56111.9 -198123 55192.7 -196286 54309.5 -194431
+ 53462.6 -192560 52652.3 -190672 51878.9 -188769 51142.7 -186851
+ 50443.9 -184919 49782.9 -182975 49159.9 -181017 48575.2 -179048
+ 48028.8 -177068 47521.2 -175077 47052.3 -173077 46622.6 -171069
+ 46231.9 -169052 45880.7 -167028 45568.9 -164997 45296.7 -162961
+ 45064.2 -160920 44871.5 -158875 44718.6 -156827 44605.6 -154776
+ 44532.6 -152723 44499.6 -150669 44506.6 -148615 44553.6 -146561
+ 44640.5 -144509 44767.4 -142458 44934.2 -140411 45140.8 -138367
+ 45387.1 -136328 45673.1 -134294 45998.7 -132266 46363.7 -130244
+ 46768 -128230 47211.4 -126224 47693.8 -124228 48215 -122241
+ 48774.7 -120264 49372.9 -118299 50009.1 -116346 50683.3 -114405
+ 51395.2 -112478 52144.4 -110566 52930.7 -108668 53753.8 -106786
+ 54613.4 -104920 55509.2 -103072 56440.8 -101241 57407.8 -99428.6
+ 58410 -97635.4 59446.9 -95862.1 60518.1 -94109.4 61623.2 -92377.8
+ 62761.8 -90668 63933.5 -88980.8 65137.9 -87316.7 66374.4 -85676.3
+ 67642.6 -84060.4 68942 -82469.4 70272.2 -80904 71632.6 -79364.9
+ 73022.6 -77852.5 74441.9 -76367.4 75889.8 -74910.3 77365.9 -73481.6
+ 78869.4 -72082 80399.9 -70711.9 81956.8 -69371.8 83539.5 -68062.3
+ 85147.4 -66783.9 86779.9 -65537 88436.3 -64322.2 90116.1 -63139.8
+ 91818.6 -61990.3 93543.1 -60874.2 95289.1 -59791.9 97055.8 -58743.8
+ 98842.5 -57730.3 100649 -56751.8 102474 -55808.6 104316 -54901.2
+ 106177 -54029.7 108053 -53194.7 109946 -52396.4 111854 -51635.1
+ 113776 -50911 115712 -50224.5 117662 -49575.9 119623 -48965.3
+ 121596 -48393 123579 -47859.3 125573 -47364.2 127576 -46908.1
+ 129587 -46491 131606 -46113.2 133633 -45774.8 135665 -45475.9
+ 137703 -45216.6 139745 -44997.1 141791 -44817.3 143841 -44677.4
+ 145893 -44577.5 147946 -44517.5 150000 -44497.5 152054 -44517.5)
+ )
+ (keepout "" (polygon signal 0 190350 -239626 190076 -239707 189816 -239825 189575 -239980
+ 189359 -240167 189172 -240383 189018 -240623 188899 -240883
+ 188819 -241157 188778 -241440 188778 -241726 188819 -242009
+ 188899 -242283 189018 -242543 189172 -242783 189359 -242999
+ 189575 -243186 189816 -243341 190076 -243459 190350 -243540
+ 190632 -243580 190918 -243580 191201 -243540 191475 -243459
+ 191735 -243341 191975 -243186 192191 -242999 192378 -242783
+ 192533 -242543 192652 -242283 192732 -242009 192773 -241726
+ 192775 -241583 192773 -241440 192732 -241157 192652 -240883
+ 192533 -240623 192378 -240383 192191 -240167 191975 -239980
+ 191735 -239825 191475 -239707 191201 -239626 190918 -239585
+ 190632 -239585 190350 -239626))
+ (keepout "" (polygon signal 0 95994.1 -209634 95530.8 -209693 95074.2 -209791 94627.6 -209928
+ 94194.2 -210102 93777.2 -210313 93379.4 -210558 93003.9 -210835
+ 92653.3 -211144 92330.1 -211481 92036.7 -211844 91775.2 -212231
+ 91547.4 -212639 91355 -213065 91199.4 -213505 91081.7 -213957
+ 91002.8 -214417 90963.2 -214883 90963.2 -215350 91002.8 -215815
+ 91081.7 -216276 91199.4 -216728 91355 -217168 91547.4 -217594
+ 91775.2 -218001 92036.7 -218388 92330.1 -218752 92653.3 -219089
+ 93003.9 -219398 93379.4 -219675 93777.2 -219920 94194.2 -220130
+ 94627.6 -220305 95074.2 -220441 95530.8 -220540 95994.1 -220599
+ 96460.7 -220619 96927.3 -220599 97390.6 -220540 97847.2 -220441
+ 98293.8 -220305 98727.2 -220130 99144.2 -219920 99541.9 -219675
+ 99917.5 -219398 100268 -219089 100591 -218752 100885 -218388
+ 101146 -218001 101374 -217594 101566 -217168 101722 -216728
+ 101840 -216276 101919 -215815 101958 -215350 101961 -215116
+ 101958 -214883 101919 -214417 101840 -213957 101722 -213505
+ 101566 -213065 101374 -212639 101146 -212231 100885 -211844
+ 100591 -211481 100268 -211144 99917.5 -210835 99541.9 -210558
+ 99144.2 -210313 98727.2 -210102 98293.8 -209928 97847.2 -209791
+ 97390.6 -209693 96927.3 -209634 96460.7 -209614 95994.1 -209634))
+ (keepout "" (polygon signal 0 75074.1 -215124 74799.9 -215204 74540 -215323 74299.6 -215477
+ 74083.7 -215664 73896.6 -215880 73742.1 -216121 73623.4 -216381
+ 73542.9 -216655 73502.3 -216937 73502.3 -217223 73542.9 -217506
+ 73623.4 -217780 73742.1 -218040 73896.6 -218280 74083.7 -218496
+ 74299.6 -218683 74540 -218838 74799.9 -218957 75074.1 -219037
+ 75356.9 -219078 75642.6 -219078 75925.4 -219037 76199.6 -218957
+ 76459.5 -218838 76699.8 -218683 76915.8 -218496 77102.9 -218280
+ 77257.3 -218040 77376 -217780 77456.5 -217506 77497.2 -217223
+ 77499.7 -217080 77497.2 -216937 77456.5 -216655 77376 -216381
+ 77257.3 -216121 77102.9 -215880 76915.8 -215664 76699.8 -215477
+ 76459.5 -215323 76199.6 -215204 75925.4 -215124 75642.6 -215083
+ 75356.9 -215083 75074.1 -215124))
+ (keepout "" (polygon signal 0 120074 -199139 119800 -199219 119540 -199338 119300 -199492
+ 119084 -199679 118897 -199895 118742 -200136 118624 -200396
+ 118543 -200670 118503 -200953 118503 -201238 118543 -201521
+ 118624 -201795 118742 -202055 118897 -202296 119084 -202512
+ 119300 -202699 119540 -202853 119800 -202972 120074 -203052
+ 120357 -203093 120643 -203093 120926 -203052 121200 -202972
+ 121460 -202853 121700 -202699 121916 -202512 122103 -202296
+ 122258 -202055 122376 -201795 122457 -201521 122497 -201238
+ 122500 -201095 122497 -200953 122457 -200670 122376 -200396
+ 122258 -200136 122103 -199895 121916 -199679 121700 -199492
+ 121460 -199338 121200 -199219 120926 -199139 120643 -199098
+ 120357 -199098 120074 -199139))
+ (keepout "" (polygon signal 0 148814 -127529 147868 -127599 146926 -127708 145989 -127858
+ 145059 -128047 144138 -128275 143227 -128541 142328 -128846
+ 141443 -129188 140574 -129567 139721 -129983 138886 -130434
+ 138071 -130920 137277 -131439 136506 -131992 135759 -132577
+ 135037 -133193 134342 -133839 133675 -134513 133036 -135215
+ 132428 -135943 131851 -136697 131306 -137474 130795 -138273
+ 130318 -139093 129875 -139932 129469 -140790 129099 -141663
+ 128766 -142552 128471 -143454 128214 -144367 127996 -145291
+ 127817 -146222 127677 -147161 127577 -148104 127518 -149051
+ 127497 -150000 127518 -150949 127577 -151896 127677 -152839
+ 127817 -153778 127996 -154709 128214 -155633 128471 -156546
+ 128766 -157448 129099 -158337 129469 -159210 129875 -160068
+ 130318 -160907 130795 -161727 131306 -162526 131851 -163303
+ 132428 -164057 133036 -164785 133675 -165487 134342 -166161
+ 135037 -166807 135759 -167423 136506 -168008 137277 -168561
+ 138071 -169080 138886 -169566 139721 -170017 140574 -170433
+ 141443 -170812 142328 -171154 143227 -171459 144138 -171725
+ 145059 -171953 145989 -172142 146926 -172292 147868 -172401
+ 148814 -172471 149763 -172501 150712 -172491 151659 -172441
+ 152604 -172351 153544 -172222 154477 -172053 155403 -171844
+ 156319 -171597 157224 -171311 158116 -170988 158993 -170627
+ 159855 -170230 160699 -169796 161524 -169328 162329 -168825
+ 163111 -168288 163871 -167719 164605 -167119 165314 -166488
+ 165995 -165828 166648 -165139 167272 -164424 167864 -163683
+ 168425 -162918 168954 -162129 169448 -161320 169908 -160490
+ 170333 -159641 170721 -158775 171072 -157894 171386 -156999
+ 171662 -156091 171900 -155172 172099 -154245 172258 -153309
+ 172378 -152368 172458 -151422 172497 -150474 172500 -150000
+ 172497 -149526 172458 -148578 172378 -147632 172258 -146691
+ 172099 -145755 171900 -144828 171662 -143909 171386 -143001
+ 171072 -142106 170721 -141225 170333 -140359 169908 -139510
+ 169448 -138680 168954 -137871 168425 -137082 167864 -136317
+ 167272 -135576 166648 -134861 165995 -134172 165314 -133512
+ 164605 -132881 163871 -132281 163111 -131712 162329 -131175
+ 161524 -130672 160699 -130204 159855 -129770 158993 -129373
+ 158116 -129012 157224 -128689 156319 -128403 155403 -128156
+ 154477 -127947 153544 -127778 152604 -127649 151659 -127559
+ 150712 -127509 149763 -127499 148814 -127529))
+ (keepout "" (polygon signal 0 208574 -148043 208300 -148124 208040 -148242 207800 -148397
+ 207584 -148584 207397 -148800 207242 -149040 207124 -149300
+ 207043 -149574 207003 -149857 207003 -150143 207043 -150426
+ 207124 -150700 207242 -150960 207397 -151200 207584 -151416
+ 207800 -151603 208040 -151758 208300 -151876 208574 -151957
+ 208857 -151997 209143 -151997 209426 -151957 209700 -151876
+ 209960 -151758 210200 -151603 210416 -151416 210603 -151200
+ 210758 -150960 210876 -150700 210957 -150426 210997 -150143
+ 211000 -150000 210997 -149857 210957 -149574 210876 -149300
+ 210758 -149040 210603 -148800 210416 -148584 210200 -148397
+ 209960 -148242 209700 -148124 209426 -148043 209143 -148003
+ 208857 -148003 208574 -148043))
+ (keepout "" (polygon signal 0 249275 -137564 249001 -137645 248741 -137763 248501 -137918
+ 248285 -138105 248098 -138321 247943 -138561 247825 -138821
+ 247744 -139095 247703 -139378 247703 -139664 247744 -139947
+ 247825 -140221 247943 -140481 248098 -140721 248285 -140937
+ 248501 -141124 248741 -141279 249001 -141397 249275 -141478
+ 249558 -141518 249844 -141518 250126 -141478 250401 -141397
+ 250661 -141279 250901 -141124 251117 -140937 251304 -140721
+ 251458 -140481 251577 -140221 251658 -139947 251698 -139664
+ 251701 -139521 251698 -139378 251658 -139095 251577 -138821
+ 251458 -138561 251304 -138321 251117 -138105 250901 -137918
+ 250661 -137763 250401 -137645 250126 -137564 249844 -137524
+ 249558 -137524 249275 -137564))
+ (keepout "" (polygon signal 0 62755.3 -97918.2 62481.1 -97998.7 62221.2 -98117.4
+ 61980.9 -98271.9 61764.9 -98459 61577.8 -98674.9 61423.4 -98915.3
+ 61304.7 -99175.2 61224.2 -99449.3 61183.5 -99732.1 61183.5 -100018
+ 61224.2 -100301 61304.7 -100575 61423.4 -100835 61577.8 -101075
+ 61764.9 -101291 61980.9 -101478 62221.2 -101633 62481.1 -101751
+ 62755.3 -101832 63038.1 -101872 63323.8 -101872 63606.6 -101832
+ 63880.8 -101751 64140.7 -101633 64381 -101478 64597 -101291
+ 64784.1 -101075 64938.6 -100835 65057.2 -100575 65137.7 -100301
+ 65178.4 -100018 65181 -99875 65178.4 -99732.1 65137.7 -99449.3
+ 65057.2 -99175.2 64938.6 -98915.3 64784.1 -98674.9 64597 -98459
+ 64381 -98271.9 64140.7 -98117.4 63880.8 -97998.7 63606.6 -97918.2
+ 63323.8 -97877.5 63038.1 -97877.5 62755.3 -97918.2))
+ (keepout "" (polygon signal 0 120074 -96947.7 119800 -97028.2 119540 -97146.9 119300 -97301.4
+ 119084 -97488.5 118897 -97704.4 118742 -97944.8 118624 -98204.7
+ 118543 -98478.8 118503 -98761.6 118503 -99047.4 118543 -99330.2
+ 118624 -99604.3 118742 -99864.2 118897 -100105 119084 -100321
+ 119300 -100508 119540 -100662 119800 -100781 120074 -100861
+ 120357 -100902 120643 -100902 120926 -100861 121200 -100781
+ 121460 -100662 121700 -100508 121916 -100321 122103 -100105
+ 122258 -99864.2 122376 -99604.3 122457 -99330.2 122497 -99047.4
+ 122500 -98904.5 122497 -98761.6 122457 -98478.8 122376 -98204.7
+ 122258 -97944.8 122103 -97704.4 121916 -97488.5 121700 -97301.4
+ 121460 -97146.9 121200 -97028.2 120926 -96947.7 120643 -96907
+ 120357 -96907 120074 -96947.7))
+ (keepout "" (polygon signal 0 189591 -76716.5 189128 -76775.8 188671 -76874.2 188224 -77011
+ 187791 -77185.1 187374 -77395.4 186976 -77640.3 186601 -77918
+ 186250 -78226.6 185927 -78563.8 185634 -78927.2 185372 -79314.1
+ 185144 -79721.9 184952 -80147.5 184796 -80587.9 184679 -81039.9
+ 184600 -81500.2 184560 -81965.6 184560 -82432.7 184600 -82898.1
+ 184679 -83358.4 184796 -83810.4 184952 -84250.8 185144 -84676.4
+ 185372 -85084.1 185634 -85471.1 185927 -85834.5 186250 -86171.7
+ 186601 -86480.3 186976 -86758 187374 -87002.9 187791 -87213.2
+ 188224 -87387.3 188671 -87524.1 189128 -87622.5 189591 -87681.8
+ 190058 -87701.6 190524 -87681.8 190987 -87622.5 191444 -87524.1
+ 191891 -87387.3 192324 -87213.2 192741 -87002.9 193139 -86758
+ 193514 -86480.3 193865 -86171.7 194188 -85834.5 194482 -85471.1
+ 194743 -85084.1 194971 -84676.4 195163 -84250.8 195319 -83810.4
+ 195437 -83358.4 195515 -82898.1 195555 -82432.7 195558 -82199.1
+ 195555 -81965.6 195515 -81500.2 195437 -81039.9 195319 -80587.9
+ 195163 -80147.5 194971 -79721.9 194743 -79314.1 194482 -78927.2
+ 194188 -78563.8 193865 -78226.6 193514 -77918 193139 -77640.3
+ 192741 -77395.4 192324 -77185.1 191891 -77011 191444 -76874.2
+ 190987 -76775.8 190524 -76716.5 190058 -76696.7 189591 -76716.5))
+ (keepout "" (polygon signal 0 170417 -49983.9 170143 -50064.4 169883 -50183.1 169643 -50337.6
+ 169427 -50524.7 169240 -50740.6 169086 -50981 168967 -51240.9
+ 168886 -51515 168846 -51797.8 168846 -52083.6 168886 -52366.4
+ 168967 -52640.5 169086 -52900.4 169240 -53140.8 169427 -53356.7
+ 169643 -53543.8 169883 -53698.3 170143 -53817 170417 -53897.5
+ 170700 -53938.2 170986 -53938.2 171269 -53897.5 171543 -53817
+ 171803 -53698.3 172043 -53543.8 172259 -53356.7 172446 -53140.8
+ 172601 -52900.4 172719 -52640.5 172800 -52366.4 172841 -52083.6
+ 172843 -51940.7 172841 -51797.8 172800 -51515 172719 -51240.9
+ 172601 -50981 172446 -50740.6 172259 -50524.7 172043 -50337.6
+ 171803 -50183.1 171543 -50064.4 171269 -49983.9 170986 -49943.3
+ 170700 -49943.3 170417 -49983.9))
+ (via "Via[0-1]_600:300_um" "Via[0-1]_2000:300_um")
+ (rule
+ (width 200)
+ (clearance 200)
+ (clearance 200 (type default_smd))
+ (clearance 50 (type smd_smd))
+ )
+ )
+ (placement
+ (component "Connector_JST:JST_PH_S15B-PH-K_1x15_P2.00mm_Horizontal"
+ (place J2 239000.000000 -106750.000000 front -90.000000 (PN Conn_01x13_Socket))
+ (place J1 222500.000000 -116500.000000 front 90.000000 (PN Conn_01x13_Socket))
+ )
+ (component "Library:pololu-U1V10F5"
+ (place 5V_conv1 133000.000000 -83000.000000 front 0.000000 (PN ~))
+ (place 3V3_conv1 122000.000000 -83000.000000 front 0.000000 (PN ~))
+ )
+ (component Library:Teensy41
+ (place teensy1 225870.000000 -171140.000000 front 90.000000 (PN Teensy4.1))
+ )
+ (component Library:TB9051FTG
+ (place DR3 81000.000000 -168000.000000 front 90.000000 (PN ~))
+ (place DR2 81000.000000 -142000.000000 front 90.000000 (PN ~))
+ (place DR1 81000.000000 -116000.000000 front 90.000000 (PN ~))
+ )
+ (component "Connector_AMASS:AMASS_XT30U-M_1x02_P5.0mm_Vertical"
+ (place xt2 161500.000000 -97000.000000 front 0.000000 (PN Battery))
+ )
+ (component "Connector_AMASS:AMASS_XT60-F_1x02_P7.20mm_Vertical"
+ (place xt1 159400.000000 -88000.000000 front 0.000000 (PN Battery))
+ )
+ (component Connector_PinHeader_1.27mm:PinHeader_1x06_P1.27mm_Vertical
+ (place M3 52750.000000 -153170.000000 front 0.000000 (PN ~))
+ (place M2 52750.000000 -138170.000000 front 0.000000 (PN ~))
+ (place M1 52750.000000 -123170.000000 front 0.000000 (PN ~))
+ )
+ (component Fuse:Fuseholder_TR5_Littelfuse_No560_No460
+ (place F1 180990.000000 -106540.000000 front 90.000000 (PN Fuse))
+ )
+ (component "Diode_SMD:D_MELF-RM10_Universal_Handsoldering"
+ (place D16 207250.000000 -89000.000000 front 180.000000 (PN D))
+ (place D15 207250.000000 -96000.000000 front 0.000000 (PN D))
+ (place D14 197250.000000 -196250.000000 front 0.000000 (PN D))
+ (place D13 197750.000000 -202500.000000 front 180.000000 (PN D))
+ (place D12 249500.000000 -164250.000000 front -90.000000 (PN D))
+ (place D10 253000.000000 -149000.000000 front 90.000000 (PN D))
+ (place D9 120000.000000 -75000.000000 front 0.000000 (PN D))
+ (place D8 135000.000000 -75000.000000 front 180.000000 (PN D))
+ (place D7 128000.000000 -94000.000000 front 0.000000 (PN D))
+ (place D6 103750.000000 -85000.000000 front 180.000000 (PN D))
+ (place D4 170250.000000 -217250.000000 front 90.000000 (PN D))
+ (place D3 82500.000000 -92750.000000 front 0.000000 (PN D))
+ (place D2 148000.000000 -95000.000000 front 180.000000 (PN D))
+ (place D1 180000.000000 -96000.000000 front 180.000000 (PN D))
+ )
+ (component "Diode_SMD:D_MELF-RM10_Universal_Handsoldering::1"
+ (place D11 247750.000000 -149000.000000 front -90.000000 (PN D))
+ (place D5 160500.000000 -215000.000000 front -90.000000 (PN D))
+ )
+ )
+ (library
+ (image "Connector_JST:JST_PH_S15B-PH-K_1x15_P2.00mm_Horizontal"
+ (outline (path signal 120 -2060 1460 -2060 -6360))
+ (outline (path signal 120 -2060 -140 -1140 -140))
+ (outline (path signal 120 -2060 -6360 30060 -6360))
+ (outline (path signal 120 -1300 -2500 -1300 -4100))
+ (outline (path signal 120 -1300 -4100 -300 -4100))
+ (outline (path signal 120 -1140 1460 -2060 1460))
+ (outline (path signal 120 -1140 -140 -1140 1460))
+ (outline (path signal 120 -860 -140 -1140 -140))
+ (outline (path signal 120 -860 -140 -860 1075))
+ (outline (path signal 120 -800 -4100 -800 -6360))
+ (outline (path signal 120 -300 -2500 -1300 -2500))
+ (outline (path signal 120 -300 -4100 -300 -2500))
+ (outline (path signal 120 -300 -4100 -300 -6360))
+ (outline (path signal 120 500 -2000 27500 -2000))
+ (outline (path signal 120 500 -6360 500 -2000))
+ (outline (path signal 120 27500 -2000 27500 -6360))
+ (outline (path signal 120 28300 -2500 29300 -2500))
+ (outline (path signal 120 28300 -4100 28300 -2500))
+ (outline (path signal 120 29140 1460 29140 -140))
+ (outline (path signal 120 29140 -140 28860 -140))
+ (outline (path signal 120 29300 -2500 29300 -4100))
+ (outline (path signal 120 29300 -4100 28300 -4100))
+ (outline (path signal 120 30060 1460 29140 1460))
+ (outline (path signal 120 30060 -140 29140 -140))
+ (outline (path signal 120 30060 -6360 30060 1460))
+ (outline (path signal 50 -2450 1850 -2450 -6750))
+ (outline (path signal 50 -2450 -6750 30450 -6750))
+ (outline (path signal 50 30450 1850 -2450 1850))
+ (outline (path signal 50 30450 -6750 30450 1850))
+ (outline (path signal 100 -1950 1350 -1950 -6250))
+ (outline (path signal 100 -1950 -6250 29950 -6250))
+ (outline (path signal 100 -1250 1350 -1950 1350))
+ (outline (path signal 100 -1250 -250 -1250 1350))
+ (outline (path signal 100 -500 -1375 500 -1375))
+ (outline (path signal 100 0 -875 -500 -1375))
+ (outline (path signal 100 500 -1375 0 -875))
+ (outline (path signal 100 29250 1350 29250 -250))
+ (outline (path signal 100 29250 -250 -1250 -250))
+ (outline (path signal 100 29950 1350 29250 1350))
+ (outline (path signal 100 29950 -6250 29950 1350))
+ (pin RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0 1 0 0)
+ (pin Oval[A]Pad_1200x1750_um 2 2000 0)
+ (pin Oval[A]Pad_1200x1750_um 3 4000 0)
+ (pin Oval[A]Pad_1200x1750_um 4 6000 0)
+ (pin Oval[A]Pad_1200x1750_um 5 8000 0)
+ (pin Oval[A]Pad_1200x1750_um 6 10000 0)
+ (pin Oval[A]Pad_1200x1750_um 7 12000 0)
+ (pin Oval[A]Pad_1200x1750_um 8 14000 0)
+ (pin Oval[A]Pad_1200x1750_um 9 16000 0)
+ (pin Oval[A]Pad_1200x1750_um 10 18000 0)
+ (pin Oval[A]Pad_1200x1750_um 11 20000 0)
+ (pin Oval[A]Pad_1200x1750_um 12 22000 0)
+ (pin Oval[A]Pad_1200x1750_um 13 24000 0)
+ (pin Oval[A]Pad_1200x1750_um 14 26000 0)
+ (pin Oval[A]Pad_1200x1750_um 15 28000 0)
+ )
+ (image "Library:pololu-U1V10F5"
+ (outline (path signal 100 -4445 5715 4445 5715 4445 -5715 -4445 -5715))
+ (pin Round[A]Pad_1778_um 3 -2540 -4445)
+ (pin Round[A]Pad_1778_um 4 0 -4445)
+ (pin Round[A]Pad_1778_um 6 2540 -4445)
+ )
+ (image Library:Teensy41
+ (outline (path signal 150 -31750 3810 -30480 3810))
+ (outline (path signal 150 -31750 -3810 -31750 3810))
+ (outline (path signal 150 -30480 8890 30480 8890))
+ (outline (path signal 150 -30480 -3810 -31750 -3810))
+ (outline (path signal 150 -30480 -8890 -30480 8890))
+ (outline (path signal 150 -25400 3810 -30480 3810))
+ (outline (path signal 150 -25400 -3810 -30480 -3810))
+ (outline (path signal 150 -25400 -3810 -25400 3810))
+ (outline (path signal 150 -24180.8 -3299.2 -21640.8 -3299.2))
+ (outline (path signal 150 -24180.8 -3299.2 -11480.8 -3299.2))
+ (outline (path signal 150 -24180.8 -5839.2 -24180.8 -3299.2))
+ (outline (path signal 150 -21640.8 -3299.2 -21640.8 -5839.2))
+ (outline (path signal 150 -17250 6351.6 -17250 6101.6))
+ (outline (path signal 150 -17250 6101.6 -17250 101.6))
+ (outline (path signal 150 -17250 101.6 -13250 101.6))
+ (outline (path signal 150 -13250 6351.6 -17250 6351.6))
+ (outline (path signal 150 -13250 101.6 -13250 6351.6))
+ (outline (path signal 150 -11480.8 -3299.2 -11480.8 -5839.2))
+ (outline (path signal 150 -11480.8 -5839.2 -24180.8 -5839.2))
+ (outline (path signal 150 -7620 6350 -7620 -6350))
+ (outline (path signal 150 -7620 -6350 5080 -6350))
+ (outline (path signal 150 5080 6350 -7620 6350))
+ (outline (path signal 150 5080 -6350 5080 6350))
+ (outline (path signal 150 10160 1270 13970 1270))
+ (outline (path signal 150 10160 -1270 10160 1270))
+ (outline (path signal 150 13970 1270 13970 -1270))
+ (outline (path signal 150 13970 -1270 10160 -1270))
+ (outline (path signal 150 17780 6350 17780 -6350))
+ (outline (path signal 150 17780 -6350 30480 -6350))
+ (outline (path signal 150 29210 5080 29210 -5080))
+ (outline (path signal 150 29210 -5080 30480 -5080))
+ (outline (path signal 150 30480 8890 30480 -8890))
+ (outline (path signal 150 30480 6350 17780 6350))
+ (outline (path signal 150 30480 5080 29210 5080))
+ (outline (path signal 150 30480 -8890 -30480 -8890))
+ (outline (path signal 150 12065 -898.026 11884.2 -879.643 11710.9 -825.248 11552 -737.067
+ 11414.1 -618.71 11302.9 -475.023 11222.9 -311.889 11177.3 -135.986
+ 11168.1 45.484 11195.6 225.092 11258.7 395.485 11354.9 549.687
+ 11480.1 681.385 11629.2 785.186 11796.2 856.842 11974.1 893.419
+ 12155.9 893.419 12333.8 856.842 12500.8 785.186 12649.9 681.385
+ 12775.1 549.687 12871.3 395.485 12934.4 225.092 12961.9 45.484
+ 12952.7 -135.986 12907.1 -311.889 12827.1 -475.023 12715.9 -618.71
+ 12578 -737.067 12419.1 -825.248 12245.8 -879.643 12065 -898.026))
+ (pin Rect[A]Pad_1600x1600_um 1 -29210 -7620)
+ (pin Round[A]Pad_1600_um 2 -26670 -7620)
+ (pin Round[A]Pad_1600_um 3 -24130 -7620)
+ (pin Round[A]Pad_1600_um 4 -21590 -7620)
+ (pin Round[A]Pad_1600_um 5 -19050 -7620)
+ (pin Round[A]Pad_1600_um 6 -16510 -7620)
+ (pin Round[A]Pad_1600_um 7 -13970 -7620)
+ (pin Round[A]Pad_1600_um 8 -11430 -7620)
+ (pin Round[A]Pad_1600_um 9 -8890 -7620)
+ (pin Round[A]Pad_1600_um 10 -6350 -7620)
+ (pin Round[A]Pad_1600_um 11 -3810 -7620)
+ (pin Round[A]Pad_1600_um 12 -1270 -7620)
+ (pin Round[A]Pad_1600_um 13 1270 -7620)
+ (pin Round[A]Pad_1600_um 14 3810 -7620)
+ (pin Round[A]Pad_1600_um 15 6350 -7620)
+ (pin Round[A]Pad_1600_um 16 8890 -7620)
+ (pin Round[A]Pad_1600_um 17 11430 -7620)
+ (pin Round[A]Pad_1600_um 18 13970 -7620)
+ (pin Round[A]Pad_1600_um 19 16510 -7620)
+ (pin Round[A]Pad_1600_um 20 19050 -7620)
+ (pin Round[A]Pad_1600_um 21 21590 -7620)
+ (pin Round[A]Pad_1600_um 22 24130 -7620)
+ (pin Round[A]Pad_1600_um 23 26670 -7620)
+ (pin Round[A]Pad_1600_um 24 29210 -7620)
+ (pin Round[A]Pad_1600_um 25 29210 7620)
+ (pin Round[A]Pad_1600_um 26 26670 7620)
+ (pin Round[A]Pad_1600_um 27 24130 7620)
+ (pin Round[A]Pad_1600_um 28 21590 7620)
+ (pin Round[A]Pad_1600_um 29 19050 7620)
+ (pin Round[A]Pad_1600_um 30 16510 7620)
+ (pin Round[A]Pad_1600_um 31 13970 7620)
+ (pin Round[A]Pad_1600_um 32 11430 7620)
+ (pin Round[A]Pad_1600_um 33 8890 7620)
+ (pin Round[A]Pad_1600_um 34 6350 7620)
+ (pin Round[A]Pad_1600_um 35 3810 7620)
+ (pin Round[A]Pad_1600_um 36 1270 7620)
+ (pin Round[A]Pad_1600_um 37 -1270 7620)
+ (pin Round[A]Pad_1600_um 38 -3810 7620)
+ (pin Round[A]Pad_1600_um 39 -6350 7620)
+ (pin Round[A]Pad_1600_um 40 -8890 7620)
+ (pin Round[A]Pad_1600_um 41 -11430 7620)
+ (pin Round[A]Pad_1600_um 42 -13970 7620)
+ (pin Round[A]Pad_1600_um 43 -16510 7620)
+ (pin Round[A]Pad_1600_um 44 -19050 7620)
+ (pin Round[A]Pad_1600_um 45 -21590 7620)
+ (pin Round[A]Pad_1600_um 46 -24130 7620)
+ (pin Round[A]Pad_1600_um 47 -26670 7620)
+ (pin Round[A]Pad_1600_um 48 -29210 7620)
+ (pin Round[A]Pad_1600_um 49 -26670 5080)
+ (pin Round[A]Pad_1600_um 50 16510 -5080)
+ (pin Round[A]Pad_1600_um 51 16510 -2540)
+ (pin Round[A]Pad_1600_um 52 16510 0)
+ (pin Round[A]Pad_1600_um 53 16510 2540)
+ (pin Round[A]Pad_1600_um 54 16510 5080)
+ (pin Rect[A]Pad_1600x1600_um 55 -22910.8 -4569.2)
+ (pin Round[A]Pad_1600_um 56 -20370.8 -4569.2)
+ (pin Round[A]Pad_1600_um 57 -17830.8 -4569.2)
+ (pin Round[A]Pad_1600_um 58 -15290.8 -4569.2)
+ (pin Round[A]Pad_1600_um 59 -12750.8 -4569.2)
+ (pin Rect[A]Pad_1300x1300_um 60 -16240 5181.6)
+ (pin Round[A]Pad_1300_um 61 -16240 3181.6)
+ (pin Round[A]Pad_1300_um 62 -16240 1181.6)
+ (pin Round[A]Pad_1300_um 63 -14240 1181.6)
+ (pin Round[A]Pad_1300_um 64 -14240 3181.6)
+ (pin Round[A]Pad_1300_um 65 -14240 5181.6)
+ (pin Round[A]Pad_1300_um 66 -28480 1270)
+ (pin Round[A]Pad_1300_um 67 -28480 -1270)
+ )
+ (image Library:TB9051FTG
+ (outline (path signal 100 -12700 12700 -12700 -12700 12700 -12700 12700 12700))
+ (pin Round[A]Pad_3048_um 0 -10160 10160)
+ (pin Round[A]Pad_3048_um 0@1 10160 10160)
+ (pin Round[A]Pad_1778_um 1 -3810 11430)
+ (pin Round[A]Pad_1778_um 2 -1270 11430)
+ (pin Round[A]Pad_1778_um 3 1270 11430)
+ (pin Round[A]Pad_1778_um 4 3810 11430)
+ (pin Round[A]Pad_1778_um 5 -11430 -11430)
+ (pin Round[A]Pad_1778_um 6 -8890 -11430)
+ (pin Round[A]Pad_1778_um 7 -6350 -11430)
+ (pin Round[A]Pad_1778_um 8 -3810 -11430)
+ (pin Round[A]Pad_1778_um 9 -1270 -11430)
+ (pin Round[A]Pad_1778_um 10 1270 -11430)
+ (pin Round[A]Pad_1778_um 11 3810 -11430)
+ (pin Round[A]Pad_1778_um 12 6350 -11430)
+ (pin Round[A]Pad_1778_um 13 8890 -11430)
+ (pin Round[A]Pad_1778_um 14 11430 -11430)
+ )
+ (image "Connector_AMASS:AMASS_XT30U-M_1x02_P5.0mm_Vertical"
+ (outline (path signal 120 -2710 1410 -2710 -1410))
+ (outline (path signal 120 -2710 1410 -1010 2710))
+ (outline (path signal 120 -2710 -1410 -1010 -2710))
+ (outline (path signal 120 -1010 2710 7710 2710))
+ (outline (path signal 120 -1010 -2710 7710 -2710))
+ (outline (path signal 120 7710 2710 7710 -2710))
+ (outline (path signal 50 -3100 1800 -3100 -1800))
+ (outline (path signal 50 -3100 1800 -1400 3100))
+ (outline (path signal 50 -3100 -1800 -1400 -3100))
+ (outline (path signal 50 -1400 3100 8100 3100))
+ (outline (path signal 50 -1400 -3100 8100 -3100))
+ (outline (path signal 50 8100 3100 8100 -3100))
+ (outline (path signal 100 -2600 1300 -2600 -1300))
+ (outline (path signal 100 -2600 1300 -900 2600))
+ (outline (path signal 100 -2600 -1300 -900 -2600))
+ (outline (path signal 100 -900 2600 7600 2600))
+ (outline (path signal 100 -900 -2600 7600 -2600))
+ (outline (path signal 100 7600 2600 7600 -2600))
+ (pin Rect[A]Pad_3800x3800_um 1 0 0)
+ (pin Round[A]Pad_3800_um 2 5000 0)
+ )
+ (image "Connector_AMASS:AMASS_XT60-F_1x02_P7.20mm_Vertical"
+ (outline (path signal 120 -4250 1600 -4250 -1550))
+ (outline (path signal 120 -4250 -1550 -1400 -4150))
+ (outline (path signal 120 -1400 4150 -4250 1600))
+ (outline (path signal 120 -1400 -4150 11450 -4150))
+ (outline (path signal 120 11450 4150 -1400 4150))
+ (outline (path signal 120 11450 -4150 11450 4150))
+ (outline (path signal 50 -4650 1850 -1600 4600))
+ (outline (path signal 50 -4650 -1850 -4650 1850))
+ (outline (path signal 50 -1600 4600 11850 4600))
+ (outline (path signal 50 -1600 -4600 -4650 -1850))
+ (outline (path signal 50 11850 4600 11850 -4600))
+ (outline (path signal 50 11850 -4600 -1600 -4600))
+ (outline (path signal 120 -4150 1550 -4150 -1550))
+ (outline (path signal 120 -4150 -1550 -1400 -4050))
+ (outline (path signal 120 -1400 4050 -4150 1550))
+ (outline (path signal 120 -1400 -4050 11350 -4050))
+ (outline (path signal 120 11350 4050 -1400 4050))
+ (outline (path signal 120 11350 -4050 11350 4050))
+ (pin RoundRect[A]Pad_6000x6000_1505.71_um_0.000000_0 1 0 0)
+ (pin Round[A]Pad_6000_um 2 7200 0)
+ )
+ (image Connector_PinHeader_1.27mm:PinHeader_1x06_P1.27mm_Vertical
+ (outline (path signal 120 -1110 760 0 760))
+ (outline (path signal 120 -1110 0 -1110 760))
+ (outline (path signal 120 -1110 -760 -1110 -7045))
+ (outline (path signal 120 -1110 -760 -563.471 -760))
+ (outline (path signal 120 -1110 -7045 -307.53 -7045))
+ (outline (path signal 120 307.53 -7045 1110 -7045))
+ (outline (path signal 120 563.471 -760 1110 -760))
+ (outline (path signal 120 1110 -760 1110 -7045))
+ (outline (path signal 50 -1550 1150 -1550 -7500))
+ (outline (path signal 50 -1550 -7500 1550 -7500))
+ (outline (path signal 50 1550 1150 -1550 1150))
+ (outline (path signal 50 1550 -7500 1550 1150))
+ (outline (path signal 100 -1050 110 -525 635))
+ (outline (path signal 100 -1050 -6985 -1050 110))
+ (outline (path signal 100 -525 635 1050 635))
+ (outline (path signal 100 1050 635 1050 -6985))
+ (outline (path signal 100 1050 -6985 -1050 -6985))
+ (pin Rect[A]Pad_1000x1000_um 1 0 0)
+ (pin Oval[A]Pad_1000x1000_um 2 0 -1270)
+ (pin Oval[A]Pad_1000x1000_um 3 0 -2540)
+ (pin Oval[A]Pad_1000x1000_um 4 0 -3810)
+ (pin Oval[A]Pad_1000x1000_um 5 0 -5080)
+ (pin Oval[A]Pad_1000x1000_um 6 0 -6350)
+ )
+ (image Fuse:Fuseholder_TR5_Littelfuse_No560_No460
+ (outline (path signal 120 5490 -3990 5360 -3840))
+ (outline (path signal 120 5670 -4070 5490 -3990))
+ (outline (path signal 120 5960 -4110 5670 -4070))
+ (outline (path signal 120 6250 -4030 5960 -4110))
+ (outline (path signal 120 6390 -2790 6510 -2930))
+ (outline (path signal 120 6470 -3860 6250 -4030))
+ (outline (path signal 120 6510 -2930 6600 -3090))
+ (outline (path signal 120 6600 -3090 6650 -3340))
+ (outline (path signal 120 6620 -3600 6470 -3860))
+ (outline (path signal 120 6650 -3340 6620 -3600))
+ (outline (path signal 120 2540 -4760 2108.06 -4740.32 1679.7 -4681.44 1258.46 -4583.86
+ 847.852 -4448.37 451.26 -4276.11 71.976 -4068.49 -286.857 -3827.25
+ -622.266 -3554.37 -931.471 -3252.13 -1211.91 -2923.02 -1461.26 -2569.77
+ -1677.45 -2195.31 -1858.7 -1802.74 -2003.5 -1395.32 -2110.65 -976.416
+ -2179.26 -549.506 -2208.77 -118.125 -2198.93 314.151 -2149.82 743.742
+ -2061.84 1167.09 -1935.74 1580.68 -1772.55 1981.09 -1573.62 2365
+ -1340.61 2729.23 -1075.44 3070.76 -780.309 3386.77 -457.668 3674.63
+ -110.187 3931.95 259.255 4156.62 647.595 4346.75 1051.62 4500.79
+ 1467.97 4617.45 1893.21 4695.76 2323.81 4735.08 2756.19 4735.08
+ 3186.79 4695.76 3612.03 4617.45 4028.38 4500.79 4432.4 4346.75
+ 4820.74 4156.62 5190.19 3931.95 5537.67 3674.63 5860.31 3386.77
+ 6155.44 3070.76 6420.61 2729.23 6653.62 2365 6852.55 1981.09
+ 7015.74 1580.68 7141.84 1167.09 7229.82 743.742 7278.93 314.151
+ 7288.77 -118.125 7259.26 -549.506 7190.65 -976.416 7083.5 -1395.32
+ 6938.7 -1802.74 6757.45 -2195.31 6541.26 -2569.77 6291.91 -2923.02
+ 6011.47 -3252.13 5702.27 -3554.37 5366.86 -3827.25 5008.02 -4068.49
+ 4628.74 -4276.11 4232.15 -4448.37 3821.53 -4583.86 3400.3 -4681.44
+ 2971.94 -4740.32 2540 -4760))
+ (outline (path signal 50 -2460 4990 -2460 -5010))
+ (outline (path signal 50 -2460 4990 7540 4990))
+ (outline (path signal 50 7540 -5010 -2460 -5010))
+ (outline (path signal 50 7540 -5010 7540 4990))
+ (outline (path signal 100 5440 -3940 5310 -3790))
+ (outline (path signal 100 5620 -4020 5440 -3940))
+ (outline (path signal 100 5910 -4060 5620 -4020))
+ (outline (path signal 100 6200 -3980 5910 -4060))
+ (outline (path signal 100 6340 -2740 6460 -2880))
+ (outline (path signal 100 6420 -3810 6200 -3980))
+ (outline (path signal 100 6460 -2880 6550 -3040))
+ (outline (path signal 100 6550 -3040 6600 -3290))
+ (outline (path signal 100 6570 -3550 6420 -3810))
+ (outline (path signal 100 6600 -3290 6570 -3550))
+ (outline (path signal 100 2550 -4700 2122.61 -4680.53 1698.75 -4622.27 1281.95 -4525.71
+ 875.664 -4391.65 483.247 -4221.2 107.955 -4015.77 -247.1 -3777.07
+ -578.979 -3507.06 -884.929 -3208 -1162.42 -2882.35 -1409.14 -2532.82
+ -1623.06 -2162.31 -1802.4 -1773.87 -1945.67 -1370.74 -2051.7 -956.243
+ -2119.59 -533.827 -2148.78 -106.987 -2139.04 320.739 -2090.45 745.808
+ -2003.4 1164.7 -1878.63 1573.93 -1717.15 1970.13 -1520.32 2350
+ -1289.76 2710.4 -1027.38 3048.34 -735.359 3361.01 -416.113 3645.84
+ -72.29 3900.46 293.262 4122.76 677.515 4310.89 1077.28 4463.31
+ 1489.26 4578.74 1910.02 4656.22 2336.08 4695.13 2763.92 4695.13
+ 3189.98 4656.22 3610.74 4578.74 4022.72 4463.31 4422.48 4310.89
+ 4806.74 4122.76 5172.29 3900.46 5516.11 3645.84 5835.36 3361.01
+ 6127.38 3048.34 6389.76 2710.4 6620.32 2350 6817.15 1970.13
+ 6978.63 1573.93 7103.4 1164.7 7190.45 745.808 7239.04 320.739
+ 7248.78 -106.987 7219.59 -533.827 7151.69 -956.243 7045.67 -1370.74
+ 6902.4 -1773.87 6723.06 -2162.31 6509.14 -2532.82 6262.42 -2882.35
+ 5984.93 -3208 5678.98 -3507.06 5347.1 -3777.07 4992.05 -4015.77
+ 4616.75 -4221.2 4224.34 -4391.65 3818.05 -4525.71 3401.25 -4622.27
+ 2977.39 -4680.53 2550 -4700))
+ (pin Round[A]Pad_2000_um 1 0 0)
+ (pin Round[A]Pad_2000_um 2 5080 -10)
+ )
+ (image "Diode_SMD:D_MELF-RM10_Universal_Handsoldering"
+ (outline (path signal 120 -6410 1610 -6410 -1610))
+ (outline (path signal 120 -6410 -1610 3900 -1610))
+ (outline (path signal 120 3900 1610 -6410 1610))
+ (outline (path signal 50 -6400 1600 6400 1600))
+ (outline (path signal 50 -6400 -1600 -6400 1600))
+ (outline (path signal 50 6400 1600 6400 -1600))
+ (outline (path signal 50 6400 -1600 -6400 -1600))
+ (outline (path signal 100 -2600 1300 -2600 -1300))
+ (outline (path signal 100 -2600 -1300 2600 -1300))
+ (outline (path signal 100 -649.44 799.08 -649.44 -801.12))
+ (outline (path signal 100 -649.44 -1.02 -1551.14 -1.02))
+ (outline (path signal 100 -649.44 -1.02 501.18 799.08))
+ (outline (path signal 100 -649.44 -1.02 501.18 -750.32))
+ (outline (path signal 100 501.18 -1.02 1499.4 -1.02))
+ (outline (path signal 100 501.18 -750.32 501.18 799.08))
+ (outline (path signal 100 2600 1300 -2600 1300))
+ (outline (path signal 100 2600 -1300 2600 1300))
+ (pin RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 1 -5000 0)
+ (pin RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 (rotate 180) 2 5000 0)
+ )
+ (image "Diode_SMD:D_MELF-RM10_Universal_Handsoldering::1"
+ (outline (path signal 100 2600 -1300 2600 1300))
+ (outline (path signal 100 2600 1300 -2600 1300))
+ (outline (path signal 100 501.18 -750.32 501.18 799.08))
+ (outline (path signal 100 501.18 -1.02 1499.4 -1.02))
+ (outline (path signal 100 -649.44 -1.02 501.18 -750.32))
+ (outline (path signal 100 -649.44 -1.02 501.18 799.08))
+ (outline (path signal 100 -649.44 -1.02 -1551.14 -1.02))
+ (outline (path signal 100 -649.44 799.08 -649.44 -801.12))
+ (outline (path signal 100 -2600 -1300 2600 -1300))
+ (outline (path signal 100 -2600 1300 -2600 -1300))
+ (outline (path signal 50 6400 -1600 -6400 -1600))
+ (outline (path signal 50 6400 1600 6400 -1600))
+ (outline (path signal 50 -6400 -1600 -6400 1600))
+ (outline (path signal 50 -6400 1600 6400 1600))
+ (outline (path signal 120 3900 1610 -6410 1610))
+ (outline (path signal 120 -6410 -1610 3900 -1610))
+ (outline (path signal 120 -6410 1610 -6410 -1610))
+ (pin RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 (rotate 180) 2 5000 0)
+ (pin RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0 1 -5000 0)
+ )
+ (padstack Round[A]Pad_1300_um
+ (shape (circle F.Cu 1300))
+ (shape (circle B.Cu 1300))
+ (attach off)
+ )
+ (padstack Round[A]Pad_1600_um
+ (shape (circle F.Cu 1600))
+ (shape (circle B.Cu 1600))
+ (attach off)
+ )
+ (padstack Round[A]Pad_1778_um
+ (shape (circle F.Cu 1778))
+ (shape (circle B.Cu 1778))
+ (attach off)
+ )
+ (padstack Round[A]Pad_2000_um
+ (shape (circle F.Cu 2000))
+ (shape (circle B.Cu 2000))
+ (attach off)
+ )
+ (padstack Round[A]Pad_3048_um
+ (shape (circle F.Cu 3048))
+ (shape (circle B.Cu 3048))
+ (attach off)
+ )
+ (padstack Round[A]Pad_3800_um
+ (shape (circle F.Cu 3800))
+ (shape (circle B.Cu 3800))
+ (attach off)
+ )
+ (padstack Round[A]Pad_6000_um
+ (shape (circle F.Cu 6000))
+ (shape (circle B.Cu 6000))
+ (attach off)
+ )
+ (padstack Oval[A]Pad_1000x1000_um
+ (shape (path F.Cu 1000 0 0 0 0))
+ (shape (path B.Cu 1000 0 0 0 0))
+ (attach off)
+ )
+ (padstack Oval[A]Pad_1200x1750_um
+ (shape (path F.Cu 1200 0 -275 0 275))
+ (shape (path B.Cu 1200 0 -275 0 275))
+ (attach off)
+ )
+ (padstack RoundRect[A][1100,0]Pad_4500x2700_250.951_um_0.000000_0
+ (shape (polygon F.Cu 0 -1150.95 1100 -1131.85 1196.04 -1077.45 1277.45 -996.035 1331.85
+ -899.999 1350.95 3100 1350.95 3196.03 1331.85 3277.45 1277.45
+ 3331.85 1196.04 3350.95 1100 3350.95 -1100 3331.85 -1196.04
+ 3277.45 -1277.45 3196.03 -1331.85 3100 -1350.95 -900 -1350.95
+ -996.035 -1331.85 -1077.45 -1277.45 -1131.85 -1196.04 -1150.95 -1100
+ -1150.95 1100))
+ (shape (polygon B.Cu 0 -1150.95 1100 -1131.85 1196.04 -1077.45 1277.45 -996.035 1331.85
+ -899.999 1350.95 3100 1350.95 3196.03 1331.85 3277.45 1277.45
+ 3331.85 1196.04 3350.95 1100 3350.95 -1100 3331.85 -1196.04
+ 3277.45 -1277.45 3196.03 -1331.85 3100 -1350.95 -900 -1350.95
+ -996.035 -1331.85 -1077.45 -1277.45 -1131.85 -1196.04 -1150.95 -1100
+ -1150.95 1100))
+ (attach off)
+ )
+ (padstack RoundRect[A]Pad_6000x6000_1505.71_um_0.000000_0
+ (shape (polygon F.Cu 0 -3005.71 1500 -2990.77 1711.56 -2937.53 1947.95 -2847.06 2172.75
+ -2721.7 2380.12 -2564.7 2564.7 -2380.12 2721.7 -2172.75 2847.06
+ -1947.95 2937.53 -1711.56 2990.77 -1500 3005.71 1500 3005.71
+ 1711.56 2990.77 1947.95 2937.53 2172.75 2847.06 2380.12 2721.7
+ 2564.7 2564.7 2721.7 2380.12 2847.06 2172.75 2937.53 1947.95
+ 2990.77 1711.56 3005.71 1500 3005.71 -1500 2990.77 -1711.56
+ 2937.53 -1947.95 2847.06 -2172.75 2721.7 -2380.12 2564.7 -2564.7
+ 2380.12 -2721.7 2172.75 -2847.06 1947.95 -2937.53 1711.56 -2990.77
+ 1500 -3005.71 -1500 -3005.71 -1711.56 -2990.77 -1947.95 -2937.53
+ -2172.75 -2847.06 -2380.12 -2721.7 -2564.7 -2564.7 -2721.7 -2380.12
+ -2847.06 -2172.75 -2937.53 -1947.95 -2990.77 -1711.56 -3005.71 -1500
+ -3005.71 1500))
+ (shape (polygon B.Cu 0 -3005.71 1500 -2990.77 1711.56 -2937.53 1947.95 -2847.06 2172.75
+ -2721.7 2380.12 -2564.7 2564.7 -2380.12 2721.7 -2172.75 2847.06
+ -1947.95 2937.53 -1711.56 2990.77 -1500 3005.71 1500 3005.71
+ 1711.56 2990.77 1947.95 2937.53 2172.75 2847.06 2380.12 2721.7
+ 2564.7 2564.7 2721.7 2380.12 2847.06 2172.75 2937.53 1947.95
+ 2990.77 1711.56 3005.71 1500 3005.71 -1500 2990.77 -1711.56
+ 2937.53 -1947.95 2847.06 -2172.75 2721.7 -2380.12 2564.7 -2564.7
+ 2380.12 -2721.7 2172.75 -2847.06 1947.95 -2937.53 1711.56 -2990.77
+ 1500 -3005.71 -1500 -3005.71 -1711.56 -2990.77 -1947.95 -2937.53
+ -2172.75 -2847.06 -2380.12 -2721.7 -2564.7 -2564.7 -2721.7 -2380.12
+ -2847.06 -2172.75 -2937.53 -1947.95 -2990.77 -1711.56 -3005.71 -1500
+ -3005.71 1500))
+ (attach off)
+ )
+ (padstack RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0
+ (shape (polygon F.Cu 0 -600.951 625 -581.848 721.035 -527.449 802.449 -446.035 856.848
+ -349.999 875.95 350 875.951 446.035 856.848 527.449 802.449
+ 581.848 721.035 600.95 624.999 600.951 -625 581.848 -721.035
+ 527.449 -802.449 446.035 -856.848 349.999 -875.95 -350 -875.951
+ -446.035 -856.848 -527.449 -802.449 -581.848 -721.035 -600.95 -624.999
+ -600.951 625))
+ (shape (polygon B.Cu 0 -600.951 625 -581.848 721.035 -527.449 802.449 -446.035 856.848
+ -349.999 875.95 350 875.951 446.035 856.848 527.449 802.449
+ 581.848 721.035 600.95 624.999 600.951 -625 581.848 -721.035
+ 527.449 -802.449 446.035 -856.848 349.999 -875.95 -350 -875.951
+ -446.035 -856.848 -527.449 -802.449 -581.848 -721.035 -600.95 -624.999
+ -600.951 625))
+ (attach off)
+ )
+ (padstack Rect[A]Pad_3800x3800_um
+ (shape (rect F.Cu -1900 -1900 1900 1900))
+ (shape (rect B.Cu -1900 -1900 1900 1900))
+ (attach off)
+ )
+ (padstack Rect[A]Pad_1000x1000_um
+ (shape (rect F.Cu -500 -500 500 500))
+ (shape (rect B.Cu -500 -500 500 500))
+ (attach off)
+ )
+ (padstack Rect[A]Pad_1300x1300_um
+ (shape (rect F.Cu -650 -650 650 650))
+ (shape (rect B.Cu -650 -650 650 650))
+ (attach off)
+ )
+ (padstack Rect[A]Pad_1600x1600_um
+ (shape (rect F.Cu -800 -800 800 800))
+ (shape (rect B.Cu -800 -800 800 800))
+ (attach off)
+ )
+ (padstack "Via[0-1]_600:300_um"
+ (shape (circle F.Cu 600))
+ (shape (circle B.Cu 600))
+ (attach off)
+ )
+ (padstack "Via[0-1]_2000:300_um"
+ (shape (circle F.Cu 2000))
+ (shape (circle B.Cu 2000))
+ (attach off)
+ )
+ )
+ (network
+ (net "Net-(D1-A)"
+ (pins xt2-2 xt1-2 D1-2)
+ )
+ (net "Net-(D1-K)"
+ (pins F1-2 D1-1)
+ )
+ (net "Net-(D2-A)"
+ (pins DR3-0 DR3-0@1 DR3-6 DR2-0 DR2-0@1 DR2-6 DR1-0 DR1-0@1 DR1-6 D7-1 D5-1
+ D3-2 D2-2)
+ )
+ (net "Net-(D2-K)"
+ (pins xt2-1 xt1-1 D2-1)
+ )
+ (net "Net-(D3-K)"
+ (pins DR3-2 DR2-2 DR1-2 M3-3 M2-3 M1-3 D3-1)
+ )
+ (net "Net-(D4-A)"
+ (pins DR3-1 DR2-1 DR1-1 F1-1 D6-2 D4-2)
+ )
+ (net GND
+ (pins J1-12 D15-2)
+ )
+ (net "Net-(3V3_conv1-VIN)"
+ (pins 5V_conv1-3 3V3_conv1-3 D6-1)
+ )
+ (net "Net-(5V_conv1-VOUT)"
+ (pins 5V_conv1-6 D8-2)
+ )
+ (net "Net-(D12-A)"
+ (pins DR3-7 DR2-7 DR1-7 M3-4 M2-4 M1-4 D16-2 D13-2 D12-2 D8-1)
+ )
+ (net "Net-(3V3_conv1-VOUT)"
+ (pins 3V3_conv1-6 D9-2)
+ )
+ (net "Net-(D11-A)"
+ (pins D11-2 D9-1)
+ )
+ (net gnd
+ (pins J2-8 D10-2)
+ )
+ (net 3v3
+ (pins J2-9 D11-1)
+ )
+ (net 5v
+ (pins J2-10 D12-1)
+ )
+ (net "Net-(D13-K)"
+ (pins teensy1-48 D13-1)
+ )
+ (net "Net-(D14-A)"
+ (pins teensy1-47 D14-2)
+ )
+ (net 5V
+ (pins J1-13 D16-1)
+ )
+ (net "Net-(DR1-OUT2)"
+ (pins DR1-3 M1-2)
+ )
+ (net "Net-(M1-B_out)"
+ (pins teensy1-45 M1-6)
+ )
+ (net "Net-(DR1-OUT1)"
+ (pins DR1-4 M1-1)
+ )
+ (net "Net-(M1-A_out)"
+ (pins teensy1-20 M1-5)
+ )
+ (net "Net-(DR2-OUT1)"
+ (pins DR2-4 M2-1)
+ )
+ (net "Net-(M2-A_out)"
+ (pins teensy1-22 M2-5)
+ )
+ (net "Net-(M2-B_out)"
+ (pins teensy1-21 M2-6)
+ )
+ (net "Net-(DR2-OUT2)"
+ (pins DR2-3 M2-2)
+ )
+ (net "Net-(DR3-OUT2)"
+ (pins DR3-3 M3-2)
+ )
+ (net "Net-(M3-B_out)"
+ (pins teensy1-23 M3-6)
+ )
+ (net "Net-(M3-A_out)"
+ (pins teensy1-24 M3-5)
+ )
+ (net "Net-(DR3-OUT1)"
+ (pins DR3-4 M3-1)
+ )
+ (net "unconnected-(DR1-DIAG-Pad14)"
+ (pins DR1-14)
+ )
+ (net "unconnected-(DR1-VM-Pad5)"
+ (pins DR1-5)
+ )
+ (net "Net-(DR1-PWM2)"
+ (pins teensy1-17 DR1-11)
+ )
+ (net "Net-(DR1-ENB)"
+ (pins teensy1-18 DR1-10)
+ )
+ (net "unconnected-(DR1-OCC-Pad8)"
+ (pins DR1-8)
+ )
+ (net "Net-(DR1-PWM1)"
+ (pins teensy1-16 DR1-12)
+ )
+ (net "Net-(DR1-EN)"
+ (pins teensy1-19 DR1-9)
+ )
+ (net "unconnected-(DR1-OCM-Pad13)"
+ (pins DR1-13)
+ )
+ (net "Net-(DR2-PWM1)"
+ (pins teensy1-11 DR2-12)
+ )
+ (net "Net-(DR2-PWM2)"
+ (pins teensy1-12 DR2-11)
+ )
+ (net "unconnected-(DR2-OCC-Pad8)"
+ (pins DR2-8)
+ )
+ (net "unconnected-(DR2-VM-Pad5)"
+ (pins DR2-5)
+ )
+ (net "unconnected-(DR2-OCM-Pad13)"
+ (pins DR2-13)
+ )
+ (net "unconnected-(DR2-DIAG-Pad14)"
+ (pins DR2-14)
+ )
+ (net "Net-(DR2-ENB)"
+ (pins teensy1-13 DR2-10)
+ )
+ (net "Net-(DR2-EN)"
+ (pins teensy1-14 DR2-9)
+ )
+ (net "unconnected-(DR3-OCC-Pad8)"
+ (pins DR3-8)
+ )
+ (net "Net-(DR3-PWM1)"
+ (pins teensy1-5 DR3-12)
+ )
+ (net "Net-(DR3-ENB)"
+ (pins teensy1-7 DR3-10)
+ )
+ (net "unconnected-(DR3-DIAG-Pad14)"
+ (pins DR3-14)
+ )
+ (net "Net-(DR3-PWM2)"
+ (pins teensy1-6 DR3-11)
+ )
+ (net "Net-(DR3-EN)"
+ (pins teensy1-8 DR3-9)
+ )
+ (net "unconnected-(DR3-OCM-Pad13)"
+ (pins DR3-13)
+ )
+ (net "unconnected-(DR3-VM-Pad5)"
+ (pins DR3-5)
+ )
+ (net "unconnected-(teensy1-21_A7_RX5_BCLK1-Pad43)"
+ (pins teensy1-43)
+ )
+ (net pr3
+ (pins J1-3 teensy1-32)
+ )
+ (net "unconnected-(teensy1-3V3-Pad15)"
+ (pins teensy1-15)
+ )
+ (net "unconnected-(teensy1-19_A5_SCL-Pad41)"
+ (pins teensy1-41)
+ )
+ (net "unconnected-(teensy1-LED-Pad61)"
+ (pins teensy1-61)
+ )
+ (net "unconnected-(teensy1-R--Pad65)"
+ (pins teensy1-65)
+ )
+ (net "unconnected-(teensy1-PROGRAM-Pad53)"
+ (pins teensy1-53)
+ )
+ (net "unconnected-(teensy1-GND-Pad64)"
+ (pins teensy1-64)
+ )
+ (net "unconnected-(teensy1-20_A6_TX5_LRCLK1-Pad42)"
+ (pins teensy1-42)
+ )
+ (net tx2
+ (pins J2-5 teensy1-10)
+ )
+ (net "unconnected-(teensy1-GND-Pad52)"
+ (pins teensy1-52)
+ )
+ (net "unconnected-(teensy1-VBAT-Pad50)"
+ (pins teensy1-50)
+ )
+ (net "unconnected-(teensy1-3V3-Pad51)"
+ (pins teensy1-51)
+ )
+ (net "unconnected-(teensy1-GND-Pad59)"
+ (pins teensy1-59)
+ )
+ (net "unconnected-(teensy1-D+-Pad67)"
+ (pins teensy1-67)
+ )
+ (net pr5
+ (pins J1-5 teensy1-30)
+ )
+ (net "unconnected-(teensy1-GND-Pad58)"
+ (pins teensy1-58)
+ )
+ (net BLAUW
+ (pins J1-11 teensy1-38)
+ )
+ (net "unconnected-(teensy1-T+-Pad63)"
+ (pins teensy1-63)
+ )
+ (net pr6
+ (pins J1-6 teensy1-29)
+ )
+ (net GROEN
+ (pins J1-10 teensy1-25)
+ )
+ (net "unconnected-(teensy1-VUSB-Pad49)"
+ (pins teensy1-49)
+ )
+ (net soft_power_sw
+ (pins J2-1 teensy1-4)
+ )
+ (net "unconnected-(teensy1-R+-Pad60)"
+ (pins teensy1-60)
+ )
+ (net tx3
+ (pins J2-3 teensy1-36)
+ )
+ (net rx2
+ (pins J2-4 teensy1-9)
+ )
+ (net "unconnected-(teensy1-GND-Pad34)"
+ (pins teensy1-34)
+ )
+ (net "unconnected-(teensy1-18_A4_SDA-Pad40)"
+ (pins teensy1-40)
+ )
+ (net pr4
+ (pins J1-4 teensy1-31)
+ )
+ (net ROOD
+ (pins J1-9 teensy1-26)
+ )
+ (net "unconnected-(teensy1-D--Pad66)"
+ (pins teensy1-66)
+ )
+ (net pr8
+ (pins J1-8 teensy1-27)
+ )
+ (net "unconnected-(teensy1-D--Pad56)"
+ (pins teensy1-56)
+ )
+ (net "unconnected-(teensy1-D+-Pad57)"
+ (pins teensy1-57)
+ )
+ (net rx3
+ (pins J2-2 teensy1-37)
+ )
+ (net pr1
+ (pins J1-1 teensy1-35)
+ )
+ (net "unconnected-(teensy1-5V-Pad55)"
+ (pins teensy1-55)
+ )
+ (net pr7
+ (pins J1-7 teensy1-28)
+ )
+ (net "unconnected-(teensy1-T--Pad62)"
+ (pins teensy1-62)
+ )
+ (net "unconnected-(teensy1-22_A8_CTX1-Pad44)"
+ (pins teensy1-44)
+ )
+ (net "unconnected-(teensy1-3V3-Pad46)"
+ (pins teensy1-46)
+ )
+ (net rx1
+ (pins J2-6 teensy1-2)
+ )
+ (net tx1
+ (pins J2-7 teensy1-3)
+ )
+ (net "unconnected-(teensy1-ON_OFF-Pad54)"
+ (pins teensy1-54)
+ )
+ (net pr2
+ (pins J1-2 teensy1-33)
+ )
+ (net "unconnected-(teensy1-GND-Pad1)"
+ (pins teensy1-1)
+ )
+ (net groundd
+ (pins 5V_conv1-4 3V3_conv1-4 D15-1 D14-1 D10-1 D7-2)
+ )
+ (net "unconnected-(D4-K-Pad1)"
+ (pins D4-1)
+ )
+ (net "unconnected-(D5-A-Pad2)"
+ (pins D5-2)
+ )
+ (net "unconnected-(teensy1-17_A3_TX4_SDA1-Pad39)"
+ (pins teensy1-39)
+ )
+ (net "unconnected-(J2-Pin_11-Pad11)"
+ (pins J2-11)
+ )
+ (net "unconnected-(J2-Pin_13-Pad13)"
+ (pins J2-13)
+ )
+ (net "unconnected-(J2-Pin_12-Pad12)"
+ (pins J2-12)
+ )
+ (class kicad_default "" 3v3 5V 5v BLAUW GND GROEN "Net-(3V3_conv1-VIN)"
+ "Net-(3V3_conv1-VOUT)" "Net-(5V_conv1-VOUT)" "Net-(D1-A)" "Net-(D1-K)"
+ "Net-(D11-A)" "Net-(D12-A)" "Net-(D13-K)" "Net-(D14-A)" "Net-(D2-A)"
+ "Net-(D2-K)" "Net-(D3-K)" "Net-(D4-A)" "Net-(DR1-EN)" "Net-(DR1-ENB)"
+ "Net-(DR1-OUT1)" "Net-(DR1-OUT2)" "Net-(DR1-PWM1)" "Net-(DR1-PWM2)"
+ "Net-(DR2-EN)" "Net-(DR2-ENB)" "Net-(DR2-OUT1)" "Net-(DR2-OUT2)" "Net-(DR2-PWM1)"
+ "Net-(DR2-PWM2)" "Net-(DR3-EN)" "Net-(DR3-ENB)" "Net-(DR3-OUT1)" "Net-(DR3-OUT2)"
+ "Net-(DR3-PWM1)" "Net-(DR3-PWM2)" "Net-(M1-A_out)" "Net-(M1-B_out)"
+ "Net-(M2-A_out)" "Net-(M2-B_out)" "Net-(M3-A_out)" "Net-(M3-B_out)"
+ ROOD gnd groundd pr1 pr2 pr3 pr4 pr5 pr6 pr7 pr8 rx1 rx2 rx3 soft_power_sw
+ tx1 tx2 tx3 "unconnected-(D4-K-Pad1)" "unconnected-(D5-A-Pad2)" "unconnected-(DR1-DIAG-Pad14)"
+ "unconnected-(DR1-OCC-Pad8)" "unconnected-(DR1-OCM-Pad13)" "unconnected-(DR1-VM-Pad5)"
+ "unconnected-(DR2-DIAG-Pad14)" "unconnected-(DR2-OCC-Pad8)" "unconnected-(DR2-OCM-Pad13)"
+ "unconnected-(DR2-VM-Pad5)" "unconnected-(DR3-DIAG-Pad14)" "unconnected-(DR3-OCC-Pad8)"
+ "unconnected-(DR3-OCM-Pad13)" "unconnected-(DR3-VM-Pad5)" "unconnected-(J2-Pin_11-Pad11)"
+ "unconnected-(J2-Pin_12-Pad12)" "unconnected-(J2-Pin_13-Pad13)" "unconnected-(teensy1-17_A3_TX4_SDA1-Pad39)"
+ "unconnected-(teensy1-18_A4_SDA-Pad40)" "unconnected-(teensy1-19_A5_SCL-Pad41)"
+ "unconnected-(teensy1-20_A6_TX5_LRCLK1-Pad42)" "unconnected-(teensy1-21_A7_RX5_BCLK1-Pad43)"
+ "unconnected-(teensy1-22_A8_CTX1-Pad44)" "unconnected-(teensy1-3V3-Pad15)"
+ "unconnected-(teensy1-3V3-Pad46)" "unconnected-(teensy1-3V3-Pad51)"
+ "unconnected-(teensy1-5V-Pad55)" "unconnected-(teensy1-D+-Pad57)" "unconnected-(teensy1-D+-Pad67)"
+ "unconnected-(teensy1-D--Pad56)" "unconnected-(teensy1-D--Pad66)" "unconnected-(teensy1-GND-Pad1)"
+ "unconnected-(teensy1-GND-Pad34)" "unconnected-(teensy1-GND-Pad52)"
+ "unconnected-(teensy1-GND-Pad58)" "unconnected-(teensy1-GND-Pad59)"
+ "unconnected-(teensy1-GND-Pad64)" "unconnected-(teensy1-LED-Pad61)"
+ "unconnected-(teensy1-ON_OFF-Pad54)" "unconnected-(teensy1-PROGRAM-Pad53)"
+ "unconnected-(teensy1-R+-Pad60)" "unconnected-(teensy1-R--Pad65)" "unconnected-(teensy1-T+-Pad63)"
+ "unconnected-(teensy1-T--Pad62)" "unconnected-(teensy1-VBAT-Pad50)"
+ "unconnected-(teensy1-VUSB-Pad49)"
+ (circuit
+ (use_via Via[0-1]_600:300_um)
+ )
+ (rule
+ (width 200)
+ (clearance 200)
+ )
+ )
+ (class "HIGH POWR"
+ (circuit
+ (use_via Via[0-1]_2000:300_um)
+ )
+ (rule
+ (width 5000)
+ (clearance 600)
+ )
+ )
+ )
+ (wiring
+ (wire (path B.Cu 1000 139500 -98500 143000 -95000)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 127250 -98500 139500 -98500)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 127250 -98250 127250 -98500)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 123000 -94000 127250 -98250)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 121750 -92750 123000 -94000)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 87500 -92750 121750 -92750)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85410 -105840 85500 -105750)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 70840 -105840 85410 -105840)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -105750 85500 -125000)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -94750 85500 -105750)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85610 -124890 85500 -125000)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 92430 -124890 85610 -124890)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 84340 -126160 85500 -125000)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 70840 -126160 84340 -126160)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -125000 85500 -131750)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85410 -157840 85500 -157750)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 70840 -157840 85410 -157840)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -157750 85500 -177250)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -151250 85500 -157750)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85410 -131840 85500 -131750 85500 -151250)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 70840 -131840 85410 -131840)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85860 -150890 85250 -151500)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 92430 -150890 85860 -150890)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85250 -151500 85500 -151250)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 84590 -152160 85250 -151500)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 70840 -152160 84590 -152160)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 86860 -176890 92430 -176890)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 86500 -177250 86860 -176890)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -177250 86500 -177250)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 83840 -178160 70840 -178160)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 85500 -177250 84750 -177250 83840 -178160)(net "Net-(D2-A)")(type route))
+ (wire (path B.Cu 1000 87500 -92750 85500 -94750)(net "Net-(D2-A)")(type route))
+ (wire (path F.Cu 1000 76980 -143270 77500 -142750)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 69570 -143270 76980 -143270)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 77500 -142750 77500 -166000)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 77500 -111750 77500 -142750)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 73770 -169270 69570 -169270)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 74000 -169500 73770 -169270)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 77500 -166000 74000 -169500)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 74250 -115000 77500 -111750 77500 -92750)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 74250 -116000 74250 -115000)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 72980 -117270 74250 -116000)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 69570 -117270 72980 -117270)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 300 52250 -160020 52250 -167500)(net "Net-(M3-B_out)")(type route))
+ (wire (path F.Cu 300 52750 -159520 52250 -160020)(net "Net-(M3-B_out)")(type route))
+ (wire (path F.Cu 300 51250 -158500 51250 -167500)(net "Net-(M3-A_out)")(type route))
+ (wire (path F.Cu 300 51500 -158250 51250 -158500)(net "Net-(M3-A_out)")(type route))
+ (wire (path F.Cu 300 52750 -158250 51500 -158250)(net "Net-(M3-A_out)")(type route))
+ (wire (path F.Cu 300 50250 -145000 50250 -167500)(net "Net-(M2-B_out)")(type route))
+ (wire (path F.Cu 300 50730 -144520 50250 -145000)(net "Net-(M2-B_out)")(type route))
+ (wire (path F.Cu 300 52750 -144520 50730 -144520)(net "Net-(M2-B_out)")(type route))
+ (wire (path F.Cu 300 49250 -143750 49250 -167500)(net "Net-(M2-A_out)")(type route))
+ (wire (path F.Cu 300 49750 -143250 49250 -143750)(net "Net-(M2-A_out)")(type route))
+ (wire (path F.Cu 300 52750 -143250 49750 -143250)(net "Net-(M2-A_out)")(type route))
+ (wire (path F.Cu 300 48250 -132250 48250 -167500)(net "Net-(M1-B_out)")(type route))
+ (wire (path F.Cu 300 50980 -129520 48250 -132250)(net "Net-(M1-B_out)")(type route))
+ (wire (path F.Cu 300 52750 -129520 50980 -129520)(net "Net-(M1-B_out)")(type route))
+ (wire (path F.Cu 300 47250 -132000 47250 -167500)(net "Net-(M1-A_out)")(type route))
+ (wire (path F.Cu 300 51000 -128250 47250 -132000)(net "Net-(M1-A_out)")(type route))
+ (wire (path F.Cu 300 52750 -128250 51000 -128250)(net "Net-(M1-A_out)")(type route))
+ (wire (path B.Cu 1000 48520 -141980 48500 -142000)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 52750 -141980 48520 -141980)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 48500 -142000 48500 -127250)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 48500 -155500 48500 -142000)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 48770 -126980 52750 -126980)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 48500 -127250 48770 -126980)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 49980 -156980 48500 -155500)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 52750 -156980 49980 -156980)(net "Net-(D12-A)")(type route))
+ (wire (path B.Cu 1000 68250 -166000 68840 -166000)(net "Net-(DR3-OUT2)")(type route))
+ (wire (path B.Cu 1000 67750 -165500 68250 -166000)(net "Net-(DR3-OUT2)")(type route))
+ (wire (path B.Cu 1000 67750 -165000 67750 -165500)(net "Net-(DR3-OUT2)")(type route))
+ (wire (path B.Cu 1000 57190 -154440 67750 -165000)(net "Net-(DR3-OUT2)")(type route))
+ (wire (path B.Cu 1000 68840 -166000 69570 -166730)(net "Net-(DR3-OUT2)")(type route))
+ (wire (path B.Cu 1000 52750 -154440 57190 -154440)(net "Net-(DR3-OUT2)")(type route))
+ (wire (path B.Cu 1000 66190 -139440 67480 -140730)(net "Net-(DR2-OUT2)")(type route))
+ (wire (path B.Cu 1000 52750 -139440 66190 -139440)(net "Net-(DR2-OUT2)")(type route))
+ (wire (path B.Cu 1000 67480 -140730 69570 -140730)(net "Net-(DR2-OUT2)")(type route))
+ (wire (path B.Cu 1000 64020 -114730 69570 -114730)(net "Net-(DR1-OUT2)")(type route))
+ (wire (path B.Cu 1000 54310 -124440 64020 -114730)(net "Net-(DR1-OUT2)")(type route))
+ (wire (path B.Cu 1000 52750 -124440 54310 -124440)(net "Net-(DR1-OUT2)")(type route))
+ (wire (path F.Cu 1000 58300 -158000 69570 -169270)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 55960 -155710 58250 -158000)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 52750 -155710 55960 -155710)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 58250 -158000 58300 -158000)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 58550 -153170 69570 -164190)(net "Net-(DR3-OUT1)")(type route))
+ (wire (path F.Cu 1000 52750 -153170 58550 -153170)(net "Net-(DR3-OUT1)")(type route))
+ (wire (path F.Cu 1000 63960 -140710 52750 -140710)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 66520 -143270 63960 -140710)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 69570 -143270 66520 -143270)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 69550 -138170 69570 -138190)(net "Net-(DR2-OUT1)")(type route))
+ (wire (path F.Cu 1000 52750 -138170 69550 -138170)(net "Net-(DR2-OUT1)")(type route))
+ (wire (path F.Cu 1000 57040 -125710 52750 -125710)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 69570 -117270 65480 -117270 57040 -125710)(net "Net-(D3-K)")(type route))
+ (wire (path F.Cu 1000 63730 -112190 52750 -123170)(net "Net-(DR1-OUT1)")(type route))
+ (wire (path F.Cu 1000 69570 -112190 63730 -112190)(net "Net-(DR1-OUT1)")(type route))
+ (wire (path B.Cu 1000 130000 -79000 130000 -75000)(net "Net-(5V_conv1-VOUT)")(type route))
+ (wire (path B.Cu 1000 131000 -80000 130000 -79000)(net "Net-(5V_conv1-VOUT)")(type route))
+ (wire (path B.Cu 1000 131000 -81000 131000 -80000)(net "Net-(5V_conv1-VOUT)")(type route))
+ (wire (path B.Cu 1000 135540 -85540 131000 -81000)(net "Net-(5V_conv1-VOUT)")(type route))
+ (wire (path B.Cu 1000 135540 -87445 135540 -85540)(net "Net-(5V_conv1-VOUT)")(type route))
+ (wire (path B.Cu 1000 124540 -75460 125000 -75000)(net "Net-(3V3_conv1-VOUT)")(type route))
+ (wire (path B.Cu 1000 124540 -87445 124540 -75460)(net "Net-(3V3_conv1-VOUT)")(type route))
+ (wire (path F.Cu 1000 133000 -90000 133000 -87445)(net groundd)(type route))
+ (wire (path F.Cu 1000 133000 -94000 133000 -90000)(net groundd)(type route))
+ (wire (path F.Cu 1000 122000 -87445 122000 -90000 133000 -90000)(net groundd)(type route))
+ (wire (path F.Cu 1000 130460 -84460 129000 -83000)(net "Net-(3V3_conv1-VIN)")(type route))
+ (wire (path F.Cu 1000 120000 -83000 129000 -83000)(net "Net-(3V3_conv1-VIN)")(type route))
+ (wire (path F.Cu 1000 130460 -87445 130460 -84460)(net "Net-(3V3_conv1-VIN)")(type route))
+ (wire (path F.Cu 1000 119460 -87445 119460 -83540 120000 -83000)(net "Net-(3V3_conv1-VIN)")(type route))
+ (wire (path F.Cu 3500 181000 -101460 181000 -100000 185000 -96000)(net "Net-(D1-K)")(type route))
+ (wire (path F.Cu 3500 175000 -96000 168000 -96000)(net "Net-(D1-A)")(type route))
+ (wire (path F.Cu 3500 159500 -95000 161500 -97000)(net "Net-(D2-K)")(type route))
+ (wire (path F.Cu 3500 153000 -95000 159500 -95000)(net "Net-(D2-K)")(type route))
+ (wire (path F.Cu 3500 161500 -97000 159400 -94900)(net "Net-(D2-K)")(type route))
+ (wire (path F.Cu 3500 168000 -96000 168000 -89400)(net "Net-(D1-A)")(type route))
+ (wire (path F.Cu 3500 167000 -97000 168000 -96000)(net "Net-(D1-A)")(type route))
+ (wire (path F.Cu 3500 166500 -97000 167000 -97000)(net "Net-(D1-A)")(type route))
+ (wire (path F.Cu 3500 168000 -89400 166600 -88000)(net "Net-(D1-A)")(type route))
+ (wire (path F.Cu 3500 159400 -88000 159400 -94900)(net "Net-(D2-K)")(type route))
+ )
+)